```
library ieee;
 2
     use ieee std_logic_1164.all;
 3
     use work.all;
 4
 5
     entity state machine3 is
 6
        port(x0, x1: in std logic;
 7
            clock : in std logic;
 8
            reset: in std logic;
9
            y0, y1: out std logic);
10
     end state machine3;
11
12
     architecture behave of state machine3 is
13
14
         type states is (st1, st2, st3, st4);
         signal present state : states;
15
16
         signal next state: states;
17
18
     begin
19
20
        clkd: process(clock, reset)
21
        begin
22
            if (reset = '1') then
23
               present state <= st1;</pre>
24
            elsif (clock'event and clock = '1') then
25
               present state <= next state;</pre>
26
            end if;
27
        end process clkd;
28
29
         state trans: process(present state, x0, x1)
30
        begin
31
            case present state is
32
               when st1 =>
33
                  if (x0 = x1) then
34
                      next state <= st2;</pre>
35
                      y0 \le x0; y1 \le x1;
36
                  elsif (x0 = '0') then
37
                      next state <= st1;</pre>
                      y\theta <= '\theta'; y1 <= '1';
38
39
                  else
40
                      next state <= st1;</pre>
41
                      y0 <= '1'; y1 <= '1';
                  end if;
42
43
               when st2 =>
44
                  if (x0='0' \text{ and } x1='1') then
45
                      next state <= st3;</pre>
46
                      y0 <= '0'; y1 <= '0';
47
48
                      next state <= st4;</pre>
                      y0 <= '1'; y1 <= '0';
49
50
                  end if;
51
               when st3 =>
```

```
52
                    if (x0='0' \text{ and } x1='0') then
53
                        next_state <= st3;</pre>
54
                        y0 <= '0'; y1 <= '0';
55
                    elsif (x0='1' \text{ and } x1='0') then
                        next_state <= st4;</pre>
56
57
                       y0<='0'; y1<='1';
58
                    else
59
                        next state <= st4;</pre>
60
                        y0 <= '0'; y1 <= '0';
61
                    end if ;
62
                when st4 =>
63
                    if (x0='0' \text{ and } x1='1') then
64
                        next_state <= st4;</pre>
65
                        y0<='1'; y1<='1';
                    elsif (x0='1' \text{ and } x1='0') then
66
67
                        next state <= st1;</pre>
68
                        y0<='1'; y1<='1';
69
                    else
70
                        next state <= st2;</pre>
                       y0<='0'; y1<='1';
71
72
                    end if;
73
             end case;
74
         end process state_trans;
75
      end behave;
```

Date: May 26, 2022

76