```
LIBRARY IEEE;
     USE IEEE.std_logic_1164.ALL;
     USE WORK ALL;
 3
     ENTITY state_machine3_test IS
     END state machine3 test;
     ARCHITECTURE state_machine3_test_bench OF state_machine3_test
 7
         COMPONENT state machine3
 8
         PORT(x0, x1 : IN std_logic;
9
         clock : IN std_logic;
10
         reset : IN std_logic;
         y0, y1 : OUT std_logic);
11
12
         END COMPONENT;
13
         SIGNAL clock, reset, x0, x1, y0, y1 : std_logic;
14
     BEGIN
15
         sm1: state machine3 PORT MAP(x0 \Rightarrow x0, x1 \Rightarrow x1, clock \Rightarrow
     clock, reset \Rightarrow reset, y0 \Rightarrow y0, y1 \Rightarrow y1;
         PROCESS
16
17
         BEGIN
18
             clock <= '0';
19
             WAIT FOR 50 ns;
             clock <= '1';
20
             WAIT FOR 50 ns;
21
22
         END PROCESS;
23
         PROCESS
24
         BEGIN
25
             reset <= '1';
26
             WAIT FOR 25 ns;
27
             reset <= '0';
28
             WAIT;
         END PROCESS;
29
30
31
         process
32
         begin
33
             x0 <= '0'; x1 <= '0';
             wait for 75 ns;
34
             x0 <= '0'; x1 <= '1';
35
             wait for 100 ns;
36
             x0 <= '0'; x1 <= '0';
37
             wait for 100 ns;
38
             x0 <= '1'; x1 <= '0';
39
             wait for 100 ns;
40
             x0 <= '0'; x1 <= '1';
41
             wait for 100 ns;
42
43
             x0 <= '1'; x1 <= '1';
            wait for 100 ns;
44
45
             x0 <= '1'; x1 <= '1';
46
             wait for 100 ns;
             x0 <= '1'; x1 <= '0';
47
48
             wait for 100 ns;
             x0 <= '0'; x1 <= '1';
49
50
             wait for 100 ns;
51
             wait;
52
         end process;
53
     END state machine3 test bench;
54
55
     CONFIGURATION state_machine3_test_conf OF state_machine3_test
56
         FOR state machine3 test bench
57
         END for;
58
     END state_machine3_test_conf;
59
```