

- Q1) Create the following simple combinational logic circuits:
  - (a) Half-Subtractor (Hint: input 2 bits (X,Y)/output 2 bits (D, B) of difference between two inputs and borrow. Design step First, design the truth table, then find the Boolean function from the truth table. Finally, draw the logic circuit.)


## ANS)




(b) Full-Subtractor (Hint: input 3 bits (X,Y, and Bi); Bi is for borrow input/output 2 bits (D, Bo) of difference between two inputs and borrow output. Design step - First, design the truth table. Second simplify the Boolean function using the Karnaugh map. Third, find the simplified Boolean function from the Karnaugh map. Finally, draw the logic circuit.)




- (c) Design a 3-1 multiplexer using two of 2 to 1 multiplexers. The input selection is observed the below rules.
  - Rule 1) If AB = 00, select  $I_0$
  - Rule 2) If AB = 01, select  $I_1$
  - Rule 3) If AB=1x, select I<sub>2</sub>




**Q2)** Draw a schematic to show how the function Y=AB+B\(\bar{C}\)+AC\(\bar{C}\) can be implemented with a 2:1 multiplexer, one inverter, and one two-input AND gate.




(a) Unlike a 1-bit full-adder, which has three inputs, a 1-bit half-adder circuit computes the sum and carryout of only two input bits. Use of a half-adder is shown in the four-bit adder of part (e) below. Draw a schematic for a half-adder circuit, using only inverters and two-input NAND gates. Use A and B as names for inputs, and S and Co as names for output.




(b) Add wires and logic gates within the area labeled "overflow detection" so that VU = 1 indicates unsigned overflow and VS = 1 indicates signed overflow. You can connect your gates to whichever wires of the four-bit adder you want to use.






**Q3)** We want to design a decoder for an 8-segment LED to indicate numbers from 1 to 12 on a table watch. However, the numbers 0, 13, 14, and 15 should not be displayed. Follow these design steps:



Step 1: Create a truth table using input variables W, X, Y, Z, and output variables a~h for the 8-segment LED.

- Step 2: Simplify the output functions using the Karnaugh map to minimize the logic expressions.
- Step 3: Draw a logic circuit based on the simplified output functions, incorporating the necessary gates and connections to drive the 8-segment LED.

L	10진수	W	X	Y	Z	а	b	c	d	e	f	g	h	
	10전수 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	X 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1	y 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1	2 0 1 0 1 0 1 0 1 0 1 0 1 0 1	a × 0 1 1 0 1 1 1 1 1 1 0 1 1 × × × ×	b  × 1 1 1 1 0 0 1 1 1 1 1 1 × ×	c  × 1 0 1 1 1 1 1 1 1 0 × × × ×	d  × 0 1 1 0 1 1 0 1 1 1 0 1 1 × × ×	e × 0 1 0 0 0 1 0 1 0 1 × × × ×	f  × 0 0 0 1 1 1 1 1 0 × × × ×	g  × 0 1 1 1 1 1 0 1 1 × × × ×	h × 0 0 0 0 0 0 0 0 0 0 1 1 1 1 × × ×	
И	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0 01 x 1 1 x 1 0 01 x 1 1 x 1	11 1 1 + (X ·	0 1 1 1 1 1 1 1	W2	yz 00 01 11 11 10 11 $b = yz$ 00 01 11 11 11 11 11 11 11 11 11 11 11	0 01  1 1	11 1 1 x x x	0 1) x	wx	$YZ$ 00 00 $X$ 01 1 11 10 1 $C = \frac{YZ}{00}$ 00 $X$ 11 11 10 1 11 11 11 11 11 11 11 11 11 1	01 1 1 1 1 2 2 + (W	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$Y\overline{Z}$
	$\begin{array}{c} YZ \\ 00 \\ 01 \\ 11 \\ 10 \\ 1 \\ T \\ T$	1 1 x 1 1 1	11 1 1 x x x	1	WX	00 x 01 11 1 10	0 01 x	11 10 x x x 1 1 1 + WY		J			DC 개최 중남의	





**Q4)** Design a 3-excess to BCD code converter using the following design steps:

- Step 1: Construct a truth table for the input 3-excess code (A, B, C, D) and the output BCD code (W, X, Y, Z).
- Step 2: Simplify the output functions using a 4-variable Karnaugh map to minimize the logic expressions.
- Step 3: Draw a logic circuit based on the simplified functions, incorporating the necessary gates and connections to implement the 3-excess to BCD code conversion.


**Table 4-2**Truth Table for Code-Conversion Example

	Input	BCD		Output Excess-3 Code			
Α	В	С	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0





## 4) Design Procedure: Draw the logic diagram




z=D'

w = A + BC + BD


y = CD + C'D' = CD + (C+D)' x = B'C + B'D + BC'D'= B'(C+D) + B(C+D)'

Logic Diagram for BCD to Excess-3 Code Converter


- **Q5)** Consider a two-bit magnitude comparator circuit. It has two-bit inputs  $A = a_1 a_0$  and  $B = b_1 b_0$  (where,  $a_1$  and  $b_1$  are the most-significant bits, which mean left-most-bits). The output f should be f = 1 when  $A \neq B$ ; otherwise f = 0.
  - (a) Find a minimal SOP expression for f. Draw the logic diagram of an AND-OR circuit implementation of f using only 2-input gates. Using whatever answer, you obtain here to answer parts (b)-(d) below. (Design Steps: Truth Table simplified using Karnaugh map draw the logic circuit)




(b) By applying algebraic transformations and circuit manipulation, design a circuit using only 2-input NAND gates to implement the logic diagram from part (a). You cannot use inverters in this implementation.




(c) Implement the logic function f using 2-to-4 decoders. You can utilize additional AND, OR, and NOT gates as needed. Each decoder should include an ENABLE input.




(d) Implement the logic function f using two 4-to-1 multiplexers and one 2-to-1 multiplexer. You can incorporate additional AND, OR, and NOT gates if necessary.




(e) The circuit below uses two tristate buffers (or, tristate gates), one with active-high enable, and one with active-low enable. What simple logic function of A and B does the circuit implement? Give a reason for your answer using truth table.



 $\mathbf{Q6}$ ) A sequential circuit has one flip-flop Q, two inputs x and y, and one output S. It consists of a full-adder circuit connected to a D flip-flop, as shown below. Derive the state table and state diagram of the sequential circuit.




Present state	Inputs	Next state	Triding   S   0   1   1   0   1   0   0   0   0   0
Q	x $y$	Q	$\boldsymbol{S}$
0	0 0	0	0
0	$egin{array}{cccc} 0 & 0 & & & & & & & & & & & & & & & & $	$egin{array}{c} Q \\ 0 \\ 0 \\ 0 \end{array}$	1
0	1 0	0	1
0 0 0 0 0 1 1	1 1	1	0
1	$\begin{array}{ccc} 0 & 0 \\ 0 & 1 \\ 1 & 0 \end{array}$	$\frac{0}{1}$	1
1	$egin{array}{ccc} 0 & 0 \ 0 & 1 \end{array}$	1	0
1	1 0	1	0
1	1 1	1	1



$$S = x \oplus y \oplus Q$$
$$Q(t+1) = xy + xQ + yQ$$

## Q7) Consider the circuit depicted below.




- (a) Derive the state table and the state diagram for this circuit and determine the type of the mealy machine. The outputs of the systems are  $C_2$ ,  $C_1$ ,  $C_0$  (treat  $C_2$  as the most-significant bit; that is, left-most-bit).
- (b) Based on your answer to part (a), what does this circuit implement?
- (c) Use a method of your choosing to redesign this system using JK flip-flops, and sketch the resulting circuit.

(a) Here, 
$$Q_2=C_2$$
,  $Q_1=C_1$ ,  $Q_0=C_0$  Since we have T FF, the TFF characteristic equation is for  $C_2^+$ ,  $C_1^+$ ,  $C_0^+$   $C_2^+=C_2 \oplus T_2$ ,  $C_1^+=C_1 \oplus T_1$ ,  $C_0^+=C_0 \oplus T_0$  Also, from the circuit,  $T_0=1$ ,  $T_1=C_0$ ,  $T_2=C_0 \cdot C_1$   $C_2^+=C_2 \oplus C_0 \cdot C_1$ ,  $C_1^+=C_1 \oplus C_0$ ,  $C_0^+=C_0 \oplus 1=\overline{C_0}$ 

ANS:

Use 
$$C_2^+ = C_2 \oplus C_0 \cdot C_1$$
,  $C_1^+ = C_1 \oplus C_0$ ,  $C_0^+ = C_0 \oplus 1 = \overline{C_0}$  for Table

$\mathbf{C}_2$	$C_1$	$\mathbf{C}_{0}$	C <sub>2</sub> +	C <sub>1</sub> +	$C_0^+$
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0




ANS:

Since there are e T FF, we have  $2^3 = 8$  states encoded using values of  $C_2$   $C_1$   $C_0$ : 000, 001, ...,111

C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	C <sub>2</sub> +	C <sub>1</sub> +	C <sub>0</sub> +
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

The state diagram is given below:




(b) What does this circuit implements? The circuit is simply binary up-counter.
(c) Redesign the circuit using JK FFs.

JK colums

Using the JK PF Characteristo table.

Let us use	the table	from	(a); an	d add
CURRSTATE	NEXT STATE	. (/ -	- /	,
Ca Ci Co	Ca Cit Co	J2 K2	JIKI J	o Ko
000	001	0 X	OX	1 × 1
001	010	OX	1 × :	x 1
010	0 ( )	O X	X O	1 ×
011	100	1 ×	$\times$ , )	×
00	101	X O	$\mathcal{O}$ $\times$	1 ×
101	110	XO	$\lambda \times$	$\times$ ) $\}$
110	111	X O	X O	\ X /
11)	000	$(\times)$	$\times$ ) .	× 1/


0 X X	71' C2C1 00 01 11 10
01 11 10	K1: C152
2/0/0/	XOOX
XLLO	XIIX



**Q8)** Design a sequential circuit for a three-number combination lock with inputs w, x, y, and output z. The lock can be opened by entering a specific three-bit binary code: 010, 100, 110 (the combination).

The lock operates as follows: Starting from the "closed" state, entering the code 010 transitions the system to the "1/3-open" state. Then, entering the code 100 moves it to the "2/3-open" state, but any other code entry returns it to the closed state. From the 2/3-open state, entering the code 110 opens the lock and transitions it to the "open" state. Any other code entry returns it to the closed state. When in the open state, the system generates an output z=1, controlling the mechanical system that opens the lock. Finally, the system automatically transitions back to the closed state regardless of the input.

(a) Derive the state diagram for a Moor-type system, which will be used for parts (b)-(d).



(b) Assign the necessary number of bits (AB) to represent the states of the system: CLOSED = 00, 1/3-OPEN = 01, 2/3-OPEN = 10, OPEN = 11. Create the state table defining the three input variables w, x, y, current states (A, B), next states (A\*, B\*), and output z.

(c) Implement the system using D flip-flops and any required combinational gates, and sketch the circuit. Note that simplification of the functions may not yield significant results.

