

Report


1. Core to IO boundary:



2. Core Ring:




3. Post-Route setup time analysis:




4. Post-Route hold time analysis:



5. DRC result:



6. LVS result:



7. Post Layout simulation result:

```
PASS PATTERN NO.1983
PASS PATTERN NO.1984
PASS PATTERN NO.1985
PASS PATTERN NO.1986
PASS PATTERN NO.1987
PASS PATTERN NO.1987
PASS PATTERN NO.1989
PASS PATTERN NO.1999
PASS PATTERN NO.1990
PASS PATTERN NO.1990
PASS PATTERN NO.1991
PASS PATTERN NO.1992
PASS PATTERN NO.1994
PASS PATTERN NO.1995
PASS PATTERN NO.1996
PASS PATTERN NO.1996
PASS PATTERN NO.1997
PASS PATTERN NO.1998
PASS PATTERN NO.1998
PASS PATTERN NO.1999

Congratulations!

You have passed all patterns!
Your execution cycles = 32000 cycles
Your clock period = 20.0 ns
Total Latency = 640000.0 ns
Total Latency = 640000.0 ns


$finish called from file "PATTERN.", line 36.
$finish at simulation time 1819630000

V C S S im u l a t i o n R e p o r t
Time: 1819630000 ps

CPU Time: 26.870 seconds; Data structure size: 2.2Mb
Sat Dec 23 03:04:11 2023
CPU time: 1.686 seconds to compile + .398 seconds to elab + .604 seconds to link + 26.924 seconds in simulation 3:04 iclab122@ee21[~/Lab13/Exercise/06_POST]$

■
```

8. Power result:



9. IR Drop Results:

IR drop最大值為0.10967 mV

平均分配power pad,將stripe之間的間距縮小,都可以使IR drop的最大值降低。

