CSE 331 - Computer Organization Final Project: Hello MIPS

Due date: January 3 (2018), Wednesday – 23:55 Demo date: January 5 (2018), Friday 10:00 – 17:00

In this project, you will use Altera Quartus II with Verilog. You will design the 32-bit MIPS processor fully supporting all core instructions on green card at MIPS book or given below:

MIPS	Dof	erence Data	① (FOR-				/ I	PCO FMT FUN
III I U	Kei	erence Data	- 6		NAME, MNE		MAT		OPERATIO)N		(He
CORE INSTRUCTION	ON SET			OPCODE	Branch On FP Tr				PC=PC+4+B			11/8
		OR-		/ FUNCT	Branch On FP Fa	ulse bc1f	FI	if(!FPcond)	PC=PC+4+l	3ranchAddr		11/8
NAME, MNEMO?		MAT OPERATION (in V		(Hex)	Divide	div			[rt]; Hi=R[rs			0//-
Add	add	R R[rd] = R[rs] + R[rt]	(1)	0/20 _{hex}	Divide Unsigned				[rt]; Hi=R[r	;]%R[rt]		0//-
Add Immediate	addi	I R[rt] = R[rs] + SignExtIm	nm (1,2)	8 _{hex}	FP Add Single	add.s	FR	F[fd]=F[fd		1 Fre- (12) (11/10
	addiu	I $R[rt] = R[rs] + SignExtIm$			FP Add Double	add.d	FR	{F[Id],F[Id	+1]} = {F[fs],F[fs+1]} + t],F[ft+1]}	1	11/11
		R R[rd] = R[rs] + R[rt]	iii (2)	0 / 21 _{hex}	FP Compare Sing	ele cx.s*	FR	FPcond = (F[fs] op F[ft		1	11/10
				0 / 2 1 hex	FP Compare		FR		(F[fs],F[fs+			
	and	R R[rd] = R[rs] & R[rt]		0 / 24 _{hex}	Double	c.x.d*			{F[ft],F[ft+	1]})?1:0	1	11/11
And Immediate	andi	I R[rt] = R[rs] & ZeroExtIn	nm (3)	c _{hex}) (y is 32, 3c	, or 3e)		
Branch On Equal	beq	if(R[rs]==R[rt])	(1)	4 _{hex}	FP Divide Single FP Divide	div.s	FR	F[fd] = F[f:	3] / F[II] +11) = (E16-	1 E16-+11) /	1	11/10
		PC=PC+4+BranchAddr	(4)	nex	Double	div.d	FR	{F[Id],F[Id	+1]} = {F[fs],F[IS+1]} / t],F[ft+1]}	1	11/11
Branch On Not Equal	bne	I if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}	FP Multiply Sing	de mul.s	FR	FIfd1 = FIf		J,1 [11. 1];	1	11/10
					FP Multiply	mul.d			+1]} = {F[fs],F[fs+1]} *		
	j	J PC=JumpAddr	(5)		Double		FK	({F[f	i],F[ft+1]}		11/11.
-	jal	J R[31]=PC+8;PC=JumpAd	ddr (5)	II Con	FP Subtract Sing	le sub.s	FR	F[fd]=F[fs]			1	11/10
Jump Register	jr	R PC=R[rs]		0 / 08 _{hex}	FP Subtract	sub.d	FR	{F[fd],F[fd	+1]} = {F[fs		1	11/11
Load Byte Unsigned	1bu	I R[rt]={24'b0,M[R[rs]	0))	24 _{hex}	Double Load FP Single			El#l-Mrb		t],F[ft+1]}		31//
		+SignExtImm](7:0	0)} (2)		Load FP Single	lwc1			rs]+SignExt rs]+SignExt		(a)	
Load Halfword	lhu	I R[rt]={16'b0,M[R[rs] +SignFytImm](15)	(2)	25 _{hex}	Double	ldc1	I		R[rs]+SignExt		~/ 3	35//
Unsigned		+SignExtImm](15:	,,		Move From Hi	mfhi	R	R[rd] = Hi			0	0 //-
	11	I R[rt] = M[R[rs] + SignExtIs	[mm] (2,7)		Move From Lo	mflo	R	R[rd] = Lo			0	0 //-
	lui	I R[rt] = {imm, 16'b0}		fhex	Move From Con		R	R[rd] = CR				10 /0
Load Word	lw	I R[rt] = M[R[rs] + SignExtIs	[mm] (2)	23 _{hex}	Multiply	mult	R		R[rs] * R[rt]			0//-
Nor	nor	$R R[rd] = \sim (R[rs] \mid R[rt])$		0/27 _{hex}	Multiply Unsign				R[rs] * R[rt]		(6) (0//-
Or	or	$R R[rd] = R[rs] \mid R[rt]$		0/25 _{hex}	Shift Right Arith Store FP Single	. sra swcl	R I		t] >>> sham ignExtImm]	_ 17 feet1	m 1	0// 39//
Or Immediate	ori	I R[rt] = R[rs] ZeroExtImn	m (3)		Store FP				ignExtImm]		(2)	
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1		0 / 2a _{hex}	Double	sdc1	I		gnExtlmm+		-/ 3	3d//
	slti	I $R[rt] = (R[rs] < SignExtIn$			FLOATING-PO	INT INCT	BUCT	TION FOR	AATC			
Sat I ass Than Imm		P[et] = (P[ec] < SignFytIm		*hex					_		_	
Unsigned	sltiu	1 ?1:0	(2,6)	b _{hex}	FR opco	26.25	fmt	ft 20	fs	fd		fun
Set Less Than Unsig.	eltn	R R[rd] = (R[rs] < R[rt]) ? 1		0/2b _{hex}	31		_		16 15		6.5	
	sll	R R[rd] = R[rt] << shamt	. 0 (0)	0 / 00 _{hex}	FI opco	26 25	fmt	ft	16 15	immedia	te	
								1 20	16 15			
Shift Right Logical	srl	R R[rd] = R[rt] >> shamt	0)	0 / 02 _{hex}	PSEUDOINSTE		SET	10T140		ODED IT		
Store Byte	sb	I M[R[rs]+SignExtImm](7: R[rt](7:		28 _{hex}	Branch Less	AME		MNEMO1 blt		OPERAT: 		al
		M[R[rs]+SignExtImm] = 1	, , ,		Branch Grea			bgt		R[n]) PC =		
Store Conditional	sc	I $R[rt] = (atomic)$?		38 _{hex}	Branch Less		qual	ble		≔R[rt]) PC		
		MID Incl+CionEvtImm1(15			Branch Grea	ter Than or		al bge	if(R[rs]>	≈R[rt]) PC		
Store Halfword	sh	I R[rt](29 _{hex}	Load Immed	iate		11		immediate		
Store Word	sw	I M[R[rs]+SignExtImm] = I		2b _{hex}	Move			move	R[rd]=			
	sub	R R[rd] = R[rs] - R[rt]		0 / 22 _{hex}	REGISTER NA	ME, NUM	BER,	, USE, CAL	L CONVE			
		R R[rd] = R[rs] - R[rt]	(-)	0 / 23 _{hex}	NAME	NUMBER		USE		PRESERVE		
		cause overflow exception		o / 20nex							ALL	7
		ExtImm = { 16{immediate[15]	}, immediate	}	\$zero \$at	0		Constant Va embler Tem			.A.	
	(3) Zerol	$ExtImm = \{16\{1b'0\}, immedi$	iate }					embler Temp les for Func			10	
		chAddr = { 14{immediate[15]}		2'b0 }	\$v0-\$v1	2-3		Expression		1	No	
		oAddr = { PC+4[31:28], addr			\$a0-\$a3	4-7		uments	/ un untito il		No	
		rands considered unsigned num nic test&set pair; R[rt] = 1 if pai			\$t0-\$t7	8-15		poraries			No	
			n atomic, 0 ii	nocatomic	\$s0-\$s7	16-23		ed Temporar	ies		es	
BASIC INSTRUCTION	ON FOR				\$t8-\$t9	24-25		poraries			No	
R opcode	rs	rt rd	shamt	funct	\$k0-\$k1	26-27		erved for OS	Kernel		No	_
	6 25	21 20 16 15 11 10		0	\$gp	28	Glo	bal Pointer		- Y	'es	_
I opcode	rs		immediate		\$sp	29	Stac	k Pointer		- 1	es	_
31 26	6 25	21 20 16 15		0	\$fp	30	Fran	ne Pointer			es	
J opcode		address										

Any improvement over the schematic at the book can get extra points. Taking the instructions through UART communication from the PC is a bonus with 25 extra pts. We will supply UART verilog moodle for the bonus part. You can collect at most 150 points from this project. This project is worth 10% in total grading. Not executing projects can get at most 30pts.

Problem Session

In the problem session the details of the project will be explained in detail. It is a must to attend that session. We will take attendance at that PS and accept questions only from the ones attending the PS. The PS will be announced from Moodle.

Project Report

Reporting is important in this project. We want detailed reports for all Verilog files and your project. Your report will have Introduction, Method and Results parts:

Introduction: How you designed the processor. The big picture and the main ideas. The module diagram of the whole project and brief explanation of the aim of each module.

Method: Inputs and outputs of each module are explained and the detailed explanation of each module.

Results: Explanation of testbench and simulation results. Put results as images to this section.

Report is very important because the grading of your project will be done according to the synchronicity of your report with your design. Report can be wither Turkish or English but not a mix of both.

Demo

You will show your circuit executing properly during demo. You have at most 3 minutes to prove that. So be ready for the demo. It is ONLY your responsibility to show and explain the execution of your project. We will also ask you questions about your design. So, be ready for the demo, otherwise you can't get good grades.

Comments

You must comment your Verilog code. At the start of each module the inputs and outputs and the purpose of the module will be explained. Also the different parts in the Verilog code must be commented.

Submit your project report pdf and the Altera Project folder as a zip file named YourName_YourSurname_YourId.zip to Moodle before due date.

No late submissions even if it is 1 minute. No medical reports. No excuses. No cry. So start early.

Any cheating attempt with the previous years' projects or with your friends or Internet will result in at least -100 and at most -300. No matter you gave or take the code. Protect your code. Do it yourself for your own good.