

CSE 331 - Computer Organization

Final Project: Hello MIPS

Due date: January 3 (2018), Wednesday - 23:55

Demo date: January 5 (2018), Friday 10:00 - 17:00

In this project, you will use Altera Quartus II with Verilog. You will design the 32-bit MIPS processor fully supporting all core instructions on green card at MIPS book or given below:

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

MIPS Reference Data

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 _{hex}
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 _{hex}
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0/21 _{hex}
And	and R	$R[rd] = R[rs] \& R[rt]$	0/24 _{hex}
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) 0 _{hex}
Branch On Equal	beq I	$\text{if } R[rs] == R[rt] \text{ then } PC = PC + 4 + \text{BranchAddr}$	(4) 4 _{hex}
Branch On Not Equal	bne I	$\text{if } R[rs] != R[rt] \text{ then } PC = PC + 4 + \text{BranchAddr}$	(4) 5 _{hex}
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 _{hex}
Jump And Link	jal J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr R	$PC = R[rs]$	0/08 _{hex}
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs]] + \text{SignExtImm}(7:0)\}$	(2) 24 _{hex}
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs]] + \text{SignExtImm}(15:0)\}$	(2) 25 _{hex}
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 _{hex}
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	0 _{hex}
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 _{hex}
Nor	nor R	$R[rd] = \sim (R[rs] R[rt])$	0/2 _{hex}
Or	or R	$R[rd] = R[rs] R[rt]$	0/25 _{hex}
Or Immediate	ori I	$R[rt] = R[rs] \text{ZeroExtImm}$	(3) 0 _{hex}
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/24 _{hex}
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) 0 _{hex}
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) 0 _{hex}
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/2b _{hex}
Shift Left Logical	sll R	$R[rd] = R[rt] << \text{shamt}$	0/00 _{hex}
Shift Right Logical	srl R	$R[rd] = R[rt] >> \text{shamt}$	0/02 _{hex}
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}(7:0)] = R[rt](7:0)$	(2) 28 _{hex}
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt]; R[rt] = \text{atomic} ? 1 : 0$	(2,7) 38 _{hex}
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}(15:0)] = R[rt](15:0)$	(2) 29 _{hex}
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b _{hex}
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0/22 _{hex}
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0/23 _{hex}

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0}, immediate }
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
31	26-25	21-20	16-15	11-10	6-5	0
I	opcode	rs	rt	immediate		
31	26-25	21-20	16-15	0		
J	opcode	address				
31	26-25	0				

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bclt FI	$\text{if } (FPcond) PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1/-
Branch On FP False	bclt FI	$\text{if } (!FPcond) PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/-
Divide	div R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	0/-/-/1a
Divide Unsigned	divu R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	(6) 0/-/-/1b
FP Add Single	add.s FR	$F[rd] = F[fs] + F[ft]$	11/10/-/0
FP Add Double	add.d FR	$\{F[rd], F[rd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/-/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] op F[ft]) ? 1 : 0$	11/10/-/y
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} op \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/-/y
* (x is e.g. lt., or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	$F[rd] = F[fs] / F[ft]$	11/10/-/3
FP Divide Double	div.d FR	$\{F[rd], F[rd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/-/3
FP Multiply Single	mul.s FR	$F[rd] = F[fs] * F[ft]$	11/10/-/2
FP Multiply Double	mul.d FR	$\{F[rd], F[rd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/-/2
FP Subtract Single	sub.s FR	$F[rd] = F[fs] - F[ft]$	11/10/-/1
FP Subtract Double	sub.d FR	$\{F[rd], F[rd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/-/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/-/-/-
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]; F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/-/-/-
Move From Hi	mghi R	$R[rd] = Hi$	0/-/-/10
Move From Lo	mflr R	$R[rd] = Lo$	0/-/-/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/-/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/-/-/19
Shift Right Arith.	sra R	$R[rd] = R[rt] >>> \text{shamt}$	0/-/-/3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/-/-/-
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]; M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/-/-/-

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmnt	ft	fs	fd	funct
31	26-25	21-20	16-15	11-10	6-5	0
FI	opcode	fmnt	ft	immediate		
31	26-25	21-20	16-15	0		

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$\text{if } (R[rs] < R[rt]) PC = \text{Label}$
Branch Greater Than	bgt	$\text{if } (R[rs] > R[rt]) PC = \text{Label}$
Branch Less Than or Equal	bltle	$\text{if } (R[rs] <= R[rt]) PC = \text{Label}$
Branch Greater Than or Equal	bgtle	$\text{if } (R[rs] >= R[rt]) PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Any improvement over the schematic at the book can get extra points. Taking the instructions through UART communication from the PC is a bonus with 25 extra pts. We will supply UART verilog moodle for the bonus part. You can collect at most 150 points from this project. This project is worth 10% in total grading. Not executing projects can get at most 30pts.

Problem Session

In the problem session the details of the project will be explained in detail. It is a must to attend that session. We will take attendance at that PS and accept questions only from the ones attending the PS. The PS will be announced from Moodle.

Project Report

Reporting is important in this project. We want detailed reports for all Verilog files and your project. Your report will have Introduction, Method and Results parts:

Introduction: How you designed the processor. The big picture and the main ideas. The module diagram of the whole project and brief explanation of the aim of each module.

Method: Inputs and outputs of each module are explained and the detailed explanation of each module.

Results: Explanation of testbench and simulation results. Put results as images to this section.

Report is very important because the grading of your project will be done according to the synchronicity of your report with your design. Report can be wither Turkish or English but not a mix of both.

Demo

You will show your circuit executing properly during demo. You have at most 3 minutes to prove that. So be ready for the demo. It is ONLY your responsibility to show and explain the execution of your project. We will also ask you questions about your design. So, be ready for the demo, otherwise you can't get good grades.

Comments

You must comment your Verilog code. At the start of each module the inputs and outputs and the purpose of the module will be explained. Also the different parts in the Verilog code must be commented.

Submit your project report pdf and the Altera Project folder as a zip file named YourName_YourSurname_YourId.zip to Moodle before due date.

No late submissions even if it is 1 minute. No medical reports. No excuses. No cry. So start early.

Any cheating attempt with the previous years' projects or with your friends or Internet will result in at least -100 and at most -300. No matter you gave or take the code. Protect your code. Do it yourself for your own good.