
## 5.1



## CHIPS USED:


CONNECTED TO ALL CHIPS:

PIN#7- Gnd

PIN#14- Vcc

## 5.2

*	y	s	out
0	0	0	0
0	0	ı	O
0	١ ١	0	v
0	l	1	l
1	0	0	I
	0	1	Ö
1	ı	0	1
1			\



CHIPS USED:

CONNECTED TO ALL CHIPS :

PIN#7- Gnd

PIN#14- Vcc

6.2

а	Ь	С	out
0	0	o	1
O	0	ı	ı
0	ι	D	0
0	١	1	၁
l	0	U	٥
l	0	i	١
l	l	0	<b>⋄</b>
1		1	ی

6.4 There is a cheaper design using fewer gates (1 or gate fewer)

