Rockchip PX3 SE Datasheet

Revision 1.1 Dec. 2017

Revision History

Date	Revision	Description
2017-12-18	1.2	Update the LVDS information
2017-7-19	1.1	Update to be PX3 SE
2017-2-15	1.0	Initial

Table of Content

Table of Content	3
Figure Index Table Index	
Warranty Disclaimer	
Chapter 1 Introduction	
1.1 Features	
1.1.2 Microprocessor	8
1.1.3 Memory Organization	
1.1.5 External Memory or Storage device	8
1.1.6 System Component	
1.1.8 JPEG CODEC	12
1.1.9 Image Enhancement (IEP module)	
1.1.10 Graphics Engine	
1.1.12 HDMI	
1.1.13 Audio Interface	
1.1.15 Others	18
1.2 Block Diagram	
Chapter 2 Package information	
2.1 HiOrdering information	
2.2 Top Marking	
2.3 TFBGA316 Dimension	
2.4 TFBGA316 Ball Map	
2.5 Pin Description	25
2.5.1 PX3 SE power/ground IO descriptions	25
2.5.2 PX3 SE function IO descriptions	
2.5.4 PX3 SE IO Type	39
Chapter 3 Electrical Specification	
-	
3.2 Recommended Operating Conditions	
3.3 DC Characteristics	
3.4 Recommended Operating Frequency	
3.5 Electrical Characteristics for General IO	
3.6 Electrical Characteristics for PLL	44
3.7 Electrical Characteristics for SAR-ADC	45
3.8 Electrical Characteristics for USB OTG/Host2.0 Interface	45
3.9 Electrical Characteristics for HDMI	46
3.10 Electrical Characteristics for DDR IO	46
3.11 Electrical Characteristics for eFuse	47
3.12 Electrical Characteristics for TV Encoder	4-

Chapter 4 Hardware Guideline	49
4.1 Reference design for PX3 SE oscillator PCB connection	
4.2 Reference design for PLL PCB connection	49
4.3 Reference design for USB OTG/Host2.0 connection	49
4.4 Reference design for HDMI Tx PHY connection	51
4.5 Reference design for Audio Codec connection	52
4.6 PX3 SE Power on reset descriptions	53
Chapter 5 Thermal Management	54
5.1 Overview	54
5.2 Package Thermal Characteristics	54

Figure Index

Fig.1-1 PX3 SE Block Diagram	19
Fig.2-1 PX3 SE TFBGA316 Package Top View	
Fig.2-2 PX3 SE TFBGA316 Package Side View	
Fig.2-3 PX3 SE TFBGA316 Package Bottom View	
Fig.2-4 PX3 SE TFBGA316 Package Dimension	
Fig.2-5 TFBGA316 Ball Map	
Fig.4-1 External Reference Circuit for 24MHzOscillators	
Fig.4-2 PX3 SE USB OTG/Host2.0 differential lines requirement	
Fig.4-3 PX3 SE USB OTG/Host2.0 ground plane guide	
Fig.4-4 PX3 SE USB OTG/Host2.0 component placement	
Fig.4-5 PX3 SE HDMI interface reference connection	
Fig.4-6 PX3 SE HDMI CEC interface reference connection	
Fig.4-7 PX3 SE HDMI ESD interface reference connection	
Fig.4-8 PX3 SE Audio Codec interface reference connection	
Fig.4-9 PX3 SE reset signals sequence	

Table Index

Table 2-1 PX3 SE Power/Ground IO information	25
Table 2-2 PX3 SE IO descriptions	
Table 2-3 PX3 SE IO function description list	
Table 2-4 PX3 SE IO Type List	
Table 3-1 PX3 SE absolute maximum ratings	
Table 3-2 PX3 SE recommended operating conditions	
Table 3-3 PX3 SE DC Characteristics	
Table 3-4 Recommended operating frequency for PLL and oscillator domain	
Table 3-5 PX3 SE Electrical Characteristics for Digital General IO	
Table 3-6 PX3 SE Electrical Characteristics for PLL	
Table 3-7 PX3 SE Electrical Characteristics for SAR-ADC	45
Table 3-8 PX3 SE Electrical Characteristics for USB OTG/Host2.0 Interface	45
Table 3-9 PX3 SE Electrical Characteristics for HDMI	
Table 3-10 PX3 SE Electrical Characteristics for DDR IO	46
Table 3-11 PX3 SE Electrical Characteristics for eFuse	47
Table 3-12 PX3 SE Electrical Characteristics for TV Encoder	47
Table 5-1 PX3 SE Thermal Resistance Characteristics	54

Warranty Disclaimer

Rockchip Electronics Co.,Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co.,Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co.,Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co.,Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co.,Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co.,Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co.,Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co.,Ltd's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co.,Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip $^{\text{TM}}$ logo and the name of Rockchip Electronics Co.,Ltd's products are trademarks of Rockchip Electronics Co.,Ltd. and are exclusively owned by Rockchip Electronics Co.,Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2017 Rockchip Electronics Co., Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co.,Ltd.

Chapter 1 Introduction

PX3 SE is a high performance Quad-core application processor. Especially it is a high-integration and cost efficient SOC for 1080P H.265.

Quad-core Cortex-A7 is integrates with separately Neon and FPU coprocessor, also shared 256KB L2 Cache. Mali400 MP2 GPU is embedded to support up to WXGA 1280x800 panel display.

Lots of high-performance interface to get very flexible solution, such as multi-pipe display with HDMI1.4, TV Encoder. Crypto hardware is integrated for support security BOOT. 32bits DDR3/LPDDR2 provides high memory bandwidths for high-performance.

HEVC hardware is integrated for support 1080P H.265 video.

1.1 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

1.1.2 Microprocessor

- Quad-core ARM Cortex-A7MP Core processor, a high-performance, low-power and cached application processor
- Full implementation of the ARM architecture v7-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- Separately Integrated Neon and FPU per CPU
- 32KB/32KB L1 I-Cache/D-Cache per CPU.
- Unified 256KB L2 Cache.

1.1.3 Memory Organization

- Internal on-chip memory
 - BootRom
 - Internal SRAM
- External off-chip memory[®]
 - DDR3/DDR3L/LPDDR2
 - Async/Toggle/SyncNand Flash(include LBA Nand)

1.1.4 Internal Memory

- Internal BootRom
 - Size: 16KB
 - Support system boot from the following device :
 - ♦ 8bits Async Nand Flash
 - ♦ 8bits toggle Nand Flash
 - ◆ SPI interface
 - ◆ eMMC interface
 - SDMMC interface
 - Support system code download by the following interface:
 - ◆ USB OTG interface
- Internal SRAM
 - Size: 8KB

1.1.5 External Memory or Storage device

- Dynamic Memory Interface (DDR3/DDR3L/LPDDR2)
 - Compatible with JEDEC standard DDR3-1066/DDR3L-1066/LPDDR2-800 SDRAM

■ Supports 32 Bits data width, 2 ranks (chip selects), totally 2GB (max) address space.

- 7 host ports with 64bits/128bits AXI bus interface for system access, AXI bus clock is asynchronous with DDR clock
- Programmable timing parameters to support DDR3/DDR3L/LPDDR2 SDRAM from various vendor
- Advanced command reordering and scheduling to maximize bus utilization
- Low power modes, such as power-down and self-refresh for DDR3/LPDDR2 SDRAM;
 clock stop and deep power-down for LPDDR2 SDRAM
- Compensation for board delays and variable latencies through programmable pipelines
- Programmable output and ODT impedance with dynamic PVT compensation

Nand Flash Interface

- Support 8bits async/toggle/syncnandflash, up to 4 banks
- Support LBA nandflash
- 16bits, 24bits, 40bits, 60bits hardware ECC
- For DDR nandflash, support DLL bypass and 1/4 or 1/8 clock adjust
- For async/togglenandflash, support configurable interface timing, maximum data rate is 16bit/cycle
- Embedded AHB master interface to do data transfer by DMA method
- Also support data transfer by AHB slave interface together with external DMAC

eMMC Interface

- Compatible with standard iNAND interface
- Support MMC4.5 protocol
- Provide eMMC boot sequence to receive boot data from external eMMC device
- Support FIFO over-run and under-run prevention by stopping card clock automatically
- Support CRC generation and error detection
- Embedded clock frequency division control to provide programmable baud rate
- Support block size from 1 to 65535Bytes
- 8bits data bus width

SD/MMC Interface

- Compatible with SD2.0, MMC ver 4.5
- Support FIFO over-run and under-run prevention by stopping card clock automatically
- Support CRC generation and error detection
- Embedded clock frequency division control to provide programmable baud rate
- Support block size from 1 to 65535Bytes
- Data bus width is 4bits

1.1.6 System Component

- CRU (clock & reset unit)
 - Support clock gating control for individual components inside PX3 SE
 - One oscillator with 24MHz clock input and 4 embedded PLLs
 - Support global soft-reset control for whole SOC, also individual soft-reset for every components

PMU(power management unit)

- Multiple configurable work modes to save power by different frequency or automatically clock gating control or power domain on/off control
- Lots of wakeup sources in different mode
- 2 separate voltage domains
- 3 separate power domains, which can be power up/down by software based on

different application scenes

Timer

- 6 on-chip 64bits Timers in SoC with interrupt-based operation
- Provide two operation modes: free-running and user-defined count
- Support timer work state checkable
- Fixed 24MHz clock input

PWM

- Four on-chip PWMs with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform

WatchDog

- 32 bits watchdog counter width
- Counter clock is from apb bus clock
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
 - ◆ Generate a system reset
 - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Programmable reset pulse length
- Totally 16 defined-ranges of main timeout period

Bus Architecture

- 128bit/64-bit/32-bit multi-layer AXI/AHB/APB composite bus architecture
- 5 embedded AXI interconnect
 - ◆ CPU interconnect with four 64-bits AXI masters, one 64-bits AXI slaves, one 32-bits AHB master and lots of 32-bits AHB/APB slaves
 - ◆ PERI interconnect with two 64-bits AXI masters, one 64-bits AXI slave, five 32-bits AHB masters and lots of 32-bits AHB/APB slaves
 - ◆ Display interconnect with three 128-bits AXI master, four 64-bits AXI masters and one 32-bits AHB slave
 - ◆ GPU interconnect with one 128-bits AXI master with point-to-point AXI-lite architecture and 32-bits APB slave
 - ◆ VCODEC interconnect also with two 64-bits AXI master and two 32-bits AHB slave, they are point-to-point AXI-lite architecture
- Flexible different QoS solution to improve the utility of bus bandwidth

Interrupt Controller

- Support 3 PPI interrupt source and 74 SPI interrupt sources input from different components inside PX3 SE
- Support 16 softwre-triggered interrupts
- Input interrupt level is fixed , only high-level sensitive
- Two interrupt outputs (nFIQ and nIRQ)separatelyfor each Cortex-A7, both are low-level sensitive
- Support different interrupt priority for each interrupt source, and they are always software-programmable

DMAC

- Micro-code programming based DMA
- The specific instruction set provides flexibility for programming DMA transfers
- Linked list DMA function is supported to complete scatter-gather transfer

- Support internal instruction cache
- Embedded DMA manager thread
- Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory
- Signals the occurrence of various DMA events using the interrupt output signals
- Mapping relationship between each channel and different interrupt outputs is software-programmable
- One embedded DMA controller PERI_DMAC for peripheral system
- PERI DMAC features:
 - ♦ 8 channels totally
 - 16 hardware request from peripherals
 - 2 interrupt output
 - Not support trustzone technology

Security system

- Embedded encryption and decryption engine
 - Support AES 128/192/256 bits key mode, ECB/CBC/CTR chain mode, Slave/FIFO mode
 - Support DES/3DES (ECB and CBC chain mode), 3DES (EDE/ EEE key mode), Slave/FIFO mode
 - ◆ Support SHA1/SHA256/MD5 (with hardware padding) HASH function, FIFO mode only
 - Support 160 bit Pseudo Random Number Generator (PRNG)
 - Support PKA 512/1024/2048 bit Exp Modulator

1.1.7 Video CODEC

- Shared internal memory and bus interface for video decoder and encoder[®]
- Embedded memory management unit(MMU)
- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP8, MVC
 - MMU Embedded
 - Supports frame timeout interrupt, frame finish interrupt and bitstream error interrupt
 - Error detection and concealment support for all video formats
 - Output data format is YUV420 semi-planar, and YUV400(monochrome) is also supported for H.264
 - H.265 up to MP Level 4.1 High Tier: 1080P@60fps

H.264 up to HP level 4.2 : 1080p@60fps MPEG-4 up to ASP level 5 : 1080p@60fps MPEG-2 up to MP : 1080p@60fps MPEG-1 up to MP : 1080p@60fps H.263 : 576p@60fps VC-1 up to AP level 3 : 1080p@30fps : 1080p@60fps VP8 MVC : 1080p@60fps

- For H.264, image cropping not supported
- For MPEG-4,GMC(global motion compensation)not supported
- For VC-1, upscaling and range mapping are supported in image post-processor
- For MPEG-4 SP/H.263, using a modified H.264 in-loop filter to implement deblocking filter in post-processor unit

Video Encoder

- Support video encoder for H.264 UP to HP@level4.1, MVC and VP8
- Only support I and P slices, not B slices
- Support error resilience based on constrained intra prediction and slices

- Input data format:
 - ♦ YCbCr 4:2:0 planar
 - ♦ YCbCr 4:2:0 semi-planar
 - ◆ YCbYCr 4:2:2
 - CbYCrY 4:2:2 interleaved
 - ◆ RGB444 and BGR444
 - RGB555 and BGR555
 - ◆ RGB565 and BGR565
 - RGB888 and BRG888
 - ◆ RGB101010 and BRG101010
- Image size is from 96x96 to 1920x1088(Full HD)
- Maximum frame rate is up to 1920x1080 @ 30FPS[®]

1.1.8 JPEG CODEC

- JPEG decoder
 - Input JPEG file: YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 sampling formats
 - Output raw image: YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 semi-planar
 - Decoder size is from 48x48 to 8176x8176(66.8Mpixels)
 - Support JPEG ROI(region of image) decode
 - Maximum data rate® is up to 76million pixels per second
 - Embedded memory management unit(MMU)
- JPEG encoder
 - Input raw image:
 - ♦ YCbCr 4:2:0 planar
 - ◆ YCbCr 4:2:0 semi-planar
 - ◆ YCbYCr 4:2:2
 - ♦ CbYCrY 4:2:2 interleaved
 - ♦ RGB444 and BGR444
 - ◆ RGB555 and BGR555
 - ◆ RGB565 and BGR565
 - ◆ RGB888 and BRG888
 - ◆ RGB101010 and BRG101010
 - Output JPEG file: JFIF file format 1.02 or Non-progressive JPEG
 - Encoder image size up to 8192x8192(64million pixels) from 96x32
 - Maximum data rate up to 90million pixels per second
 - Embedded memory management unit(MMU)

1.1.9 Image Enhancement (IEP module)

- Image format support
 - Input data: XRGB/RGB565/YUV420/YUV422
 - Output data: ARGB/RGB565/YUV420/YUV422
 - ARGB/XRGB/RGB565/YUV swap
 - UV SP/P
 - BT601_I/BT601_f/BT709_I/BT709_f color space conversion
 - RGB dither up/down
 - YUV up/down sampling
 - Max source image resolution: 8192x8192
 - Max scaled image resolution: 4096x4096
- YUV enhancement
 - Hue, Saturation, Brightness, Contrast adjustment
- RGB enhancement & denoise
 - Contrast enhancement

- Color enhancement
- Gamma adjustment
- High quality scale
 - Averaging filter down-scaling
 - Bi-cubic up-scaling
 - Arbitrary non-integer horizontal & vertical scaling ratio range from 1/16 to 16
- De-interlace
 - 3x5 Y motion detection matrix
 - Source width up to 1920
 - Configured high frequency de-interlace
 - I4O2 (Input 4 field, output 2 frame) /I4O1B/I4O1T/I2O1B/I2O1T mode
- Interface
 - Configured direct path to LCDC if source width no more than 1920
 - 32bit AHB bus slave
 - 64bit AXI bus master
 - Combined interrupt output

1.1.10 Graphics Engine

- 3D Graphics Engine:
 - High performance OpenGL ES1.1 and 2.0, OpenVG1.1 etc.
 - Embedded 4 shader cores with shared hierarchical tiler
 - Separate vertex(geometry) and fragment(pixel) processing for maximum parallel throughput
 - Provide MMU and L2 Cache with 32KB size
- 2D Graphics Engine(RGA module) :
 - Bit Blit with Strength Blit, Simple Blit and Filter Blit
 - Color fill with gradient fill, and pattern fill
 - Line drawing with anti-aliasing and specified width
 - High-performance stretch and shrink
 - Monochrome expansion for text rendering
 - ROP2, ROP3, ROP4 full alpha blending and transparency
 - Alpha blending modes including Java 2 Porter-Duff compositing blending rules , chroma key, and pattern mask
 - 8K x 8K raster 2D coordinate system
 - Arbitrary degrees rotation with anti-aliasing on every 2D primitive
 - Programmable bicubic filter to support image scaling
 - Blending, scaling and rotation are supported in one pass for stretch blit
 - Source formats :
 - ◆ ABGR8888, XBGR888, ARGB8888, XRGB888
 - ◆ RGB888, RGB565
 - ◆ RGBA5551, RGBA4444
 - ◆ YUV420 planar, YUV420 semi-planar
 - ◆ YUV422 planar, YUV422 semi-planar
 - ♦ BPP8, BPP4, BPP2, BPP1
 - Destination formats :
 - ◆ ABGR8888, XBGR888, ARGB8888, XRGB888
 - ◆ RGB888, RGB565
 - RGBA5551, RGBA4444
 - YUV420 planar, YUV420 semi-planar only in filter and pre-scale mode
 - ♦ YUV422 planar, YUV422 semi-planar only in filter and pre-scale mode

1.1.11 Video IN/OUT

- Camera Interface
 - Support up to 5M pixels

- 8bits CCIR656(PAL/NTSC) interface
- 8bits raw data interface
- YUV422 data input format with adjustable YUV sequence
- YUV422,YUV420 output format with separately Y and UV space
- Support image crop with arbitrary windows
- Display Interface
 - Support HDMI 1.4 output up to 1080P@60Hz
 - TV Interface: ITU-R BT.656(8-bit, 480i/576i/1080i), TV encoder 10bit out for DAC, RGB888+1080i for HDMI, Parallel RGB HDMI interface: 24-bit(RGB888 YCbCr444)
 - Max output resolution 1920x1080 for HDMI, 480i/576i for CVBS
 - 4 display layers :
 - ◆ One background layer with programmable 24bits color
 - ◆ One video layer (win0)
 - RGB888, ARGB888, RGB565, YCbCr422, YCbCr420, YCbCr444
 - maximum resolution is 1920x1080, support virtual display
 - 1/8 to 8 scaling up/down engine with arbitrary non-integer ratio
 - 256 level alpha blending(pre-multiplied alpha support)
 - Support transparency color key
 - De-flicker support for interlace output
 - Direct path support
 - YCbCr2RGB(rec601-mpeg/rec601-jpeg/rec709)
 - RGB2YCbCr(BT601/BT709)
 - ◆ One video layer (win1)
 - RGB888, ARGB888, RGB565
 - Support virtual display
 - 256 level alpha blending (pre-multiplied alpha support)
 - Support transparency color key
 - Direct path support
 - RGB2YCbCr(BT601/BT709)
 - ♦ Hardware cursor(win3)
 - 8BPP (ARGB888 LUT)
 - Support two size: 32x32 and 64x64
 - 256 level alpha blending
 - Support hwc over panel at right and below side
 - Win0 and Win1 layer overlay exchangeable
 - 3 x 256 x 8 bits display LUTs
 - Support replication(16bits to 24bits) and dithering(24bits to 16bits/ 18bits) operation
 - Blank and blank display
 - Scaler
 - ◆ Output for RGB (max up to 1024x768), not support interlace

1.1.12 LVDS

- Up to 135MHz clock support
- 28:4 data sub channel compression at data rates up to 945 Mbps per channel
- Support VGA, SVGA, XGA and WXGA and 24bit display
- PLL requires no external components
- Comply with the standard TIA/EIA-644-A LVDS standard
- Support alternative LVDS output or LVTTL output

1.1.13 MIPI DPHY

- Embedded 1 MIPI DPHY for TX
- Support 4 data lane
- Support WXGA 1280x800 @60fps output

1.1.14 HDMI

- HDMI version 1.4a, HDCP revision 1.4 and DVI version 1.0 compliant transmitter
- Supports DTV from 480i to 1080i/p HD resolution
- Supports 3D function defined in HDMI 1.4 spec
- Supports data rate from 25MHz, 1.65bps up to 3.4Gbps over a Single channel HDMI
- TMDS Tx Drivers with programmable output swing, resister values and preemphasis
- Digital video interface supports a pixel size of 24, 30, 36, 48bits color depth in RGB
- S/PDIF output supports PCM, Dolby Digital, DTS digital audio transmission (32-192kHz Fs) using IEC60958 and IEC 61937
- Multiphase 4MHz fixed bandwidth PLL with low jitter
- HDCP encryption and decryption engine contains all the necessary logic to encrypt the incoming audio and video data
- Support HDMI LipSync if needed as addon feature
- Lower power operation with optimal power management feature
- The EDID and CEC function are also supported by HDMI Transmitter Controller
- Optional Monitor Detection supported through Hot Plug

1.1.15 Audio Interface

- I2S/PCM with 8ch
 - Up to 8 channels (8xTX, 2xRX)
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats(early, late1, late2, late3)
 - I2S and PCM mode cannot be used at the same time

• I2S/PCM with 2ch

- Up to 2 channels (2xTX, 2xRX)
- Audio resolution from 16bits to 32bits
- Sample rate up to 192KHz
- Provides master and slave work mode, software configurable
- Support 3 I2S formats (normal , left-justified , right-justified)
- Support 4 PCM formats(early , late1 , late2 , late3)
- I2S and PCM cannot be used at the same time

SPDIF

- Support two 16-bit audio data store together in one 32-bit wide location
- Support biphase format stereo audio data output
- Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
- Support 16, 20, 24 bits audio data transfer in linear PCM mode
- Support non-linear PCM transfer

Audio Codec

- Digital interpolation and decimation filter integrated
- Line-in, Microphone in and Speaker out Interface
- On-Chip Analog Post Filter and digital filters
- Single-ended or differential Input and Output
- Sampling Rate of 8kHz/12kHz/16kHz/ 24kHz/32kHz /48kHz/44.1K/96KHz
- Support 16ohm to 32ohm Head Phone and Speaker Phone Output
- Mono, Stereo channel supported
- Optional Fractional PLL available that support 6Mhz to 20Mhz clock input to any clock output that meets 8kHz/12kHz/16kHz/ 24kHz/32kHz /48kHz/44.1K/96KHz

and 128 time oversampling ratio.

1.1.16 Connectivity

- SDIO interface
 - Compatible with SDIO 3.0 protocol
 - 4bits data bus widths
- High-speed ADC stream interface
 - Support single-channel 8bits/10bits interface
 - DMA-based and interrupt-based operation
 - Support 8bits TS stream interface
- TS interface
 - Supports one TS input channel.
 - Supports 4 TS Input Mode: sync/valid mode in the case of serial TS input; nosync/valid mode, sync/valid, sync/burst mode in the case of parallel TS input.
 - Supports 2 TS sources: demodulators and local memory.
 - Supports 1 Built-in PTIs(Programmable Transport Interface) to process TS simultaneously, and Each PTI supports:
 - ♦ 64 PID filters.
 - ◆ TS descrambling with 16 sets of Control Word under CSA v2.0 standard, up to 104Mbps
 - ♦ 16 PES/ES filters with PTS/DTS extraction and ES start code detection.
 - ♦ 4 PCR extraction channels
 - 64 Section filters with CRC check, and three interrupt mode: stop per unit, fullstop, recycle mode with version number check
 - ◆ PID done and error interrupts for each channel
 - ◆ PCR/DTS/PTS extraction interrupt for each channel
 - 1 built-in multi-channel DMA Controller.

Smart Card

- support card activation and deactivation
- support cold/warm reset
- support Answer to Reset (ATR) response reception
- support T0 for asynchronous half-duplex character transmission
- support T1 for asynchronous half-duplex block transmission
- support automatic operating voltage class selection
- support adjustable clock rate and bit (baud) rate
- support configurable automatic byte repetition
- GMAC 10/100/1000M Ethernet Controller
 - Supports 10/100/1000-Mbps data transfer rates with the RGMII interfaces
 - Supports 10/100-Mbps data transfer rates with the RMII interfaces
 - Supports both full-duplex and half-duplex operation
 - ◆ Supports CSMA/CD Protocol for half-duplex operation
 - Supports packet bursting and frame extension in 1000 Mbps half-duplex operation
 - ◆ Supports IEEE 802.3x flow control for full-duplex operation
 - Optional forwarding of received pause control frames to the user application in full-duplex operation
 - ◆ Back-pressure support for half-duplex operation
 - ◆ Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation
 - Preamble and start-of-frame data (SFD) insertion in Transmit, and deletion in Receive paths
 - Automatic CRC and pad generation controllable on a per-frame basis
 - Options for Automatic Pad/CRC Stripping on receive frames

- Programmable InterFrameGap (40-96 bit times in steps of 8)
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmission and reception packets
- Supports IEEE 802.1Q VLAN tag detection for reception frames
- Support detection of LAN wake-up frames and AMD Magic Packet frames
- Support checksum off-load for received IPv4 and TCP packets encapsulated by the Ethernet frame
- Support checking IPv4 header checksum and TCP, UDP, or ICMP checksum encapsulated in IPv4 or IPv6 datagrams
- Comprehensive status reporting for normal operation and transfers with errors
- Automatic generation of PAUSE frame control or backpressure signal to the GMAC core based on Receive FIFO-fill (threshold configurable) level
- Handles automatic retransmission of Collision frames for transmission
- Discards frames on late collision, excessive collisions, excessive deferral and underrun conditions

SPI Controller

- Support serial-master and serial-slave mode, software-configurable
- DMA-based or interrupt-based operation
- Embedded two 32x16bits FIFO for TX and RX operation respectively
- Support 2 chip-selects output in serial-master mode

UART Controller

- 3 on-chip uart controller inside PX3 SE
- DMA-based or interrupt-based operation
- UARTO Embeddeds two 64Bytes FIFO for TX and RX operation respectively
- UART1/UART2 Embedded two 32Bytes FIFO for TX and RX operation respectively
- Support 5bit,6bit,7bit,8bit serial data transmit or receive
- Standard asynchronous communication bits such as start, stop and parity
- Support different input clock for uart operation to get up to 4Mbps or other special baud rate
- Support non-integer clock divides for baud clock generation
- Support auto flow control mode

• I2C controller

- 4 on-chip I2C controller in PX3 SE
- Multi-master I2C operation
- Support 7bits and 10bits address mode
- Software programmable clock frequency and transfer rate up to 400Kbit/s in the fast mode
- Serial 8bits oriented and bidirectional data transfers can be made at up to 100Kbit/s in the standard mode

GPIO

- 4 groups of GPIO (GPIO0~GPIO3) , 32 GPIOs per group in GPIO0~GPIO3, totally have 128 GPIOs
- All of GPIOs can be used to generate interrupt to Cortex-A7
- All of pullup GPIOs are software-programmable for pullup resistor or not
- All of pulldown GPIOs are software-programmable for pulldown resistor or not
- All of GPIOs are always in input direction in default after power-on-reset

USB Host2.0

- Embedded 1 USB Host 2.0 interfaces
- Compatible with USB Host2.0 specification
- Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
- Provides 16 host mode channels

- Support periodic out channel in host mode
- USB OTG2.0
 - Compatible with USB OTG2.0 specification
 - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
 - Support up to 9 device mode endpoints in addition to control endpoint 0
 - Support up to 6 device mode IN endpoints including control endpoint 0
 - Endpoints 1/3/5/7 can be used only as data IN endpoint
 - Endpoints 2/4/6 can be used only as data OUT endpoint
 - Endpoints 8/9 can be used as data OUT and IN endpoint
 - Provides 9 host mode channels

1.1.17 Others

- SAR-ADC(Successive Approximation Register)
 - 3-channel single-ended 10-bit SAR analog-to-digital converter
 - Sample rate Fs is 200KHz
 - SAR-ADC clock must be large than 11*Fs, recommend is 11*Fs
- eFuse
 - Two high-density electrical Fuse is integrated: 512bits (64x8)
 - Support standby mode
 - Provide inactive mode, VP must be 0V or Floating in this mode.
- Package Type
 - BGA316 (body: 14mm x 14mm; ball size: 0.3mm; ball pitch: 0.65mm)
- Notes: DDR3/LPDDR2/LPDDR3 are not used simultaneously as well as async and sync ddrnand flash

 In PX3 SE, Video decoder and encoder are not used simultaneously because of shared internal buffer
 - [®] Actual maximum frame rate will depend on the clock frequency and system bus performance
 - [®] Actual maximum data rate will depend on the clock frequency and JPEG compression rate

1.2 Block Diagram

The following diagram shows the basic block diagram for PX3 SE.





Fig.1-1 PX3 SE Block Diagram

Chapter 2 Package information

2.1 Ordering information

Orderable Device	RoHS status	Package	Package Qty	Device Feature
PX3 SE	Pb-Free	TFBGA316	1190	Quad core A7 AP

2.2 Top Marking



2.3 TFBGA316 Dimension




Fig.2-1 PX3 SE TFBGA316 Package Top View




Fig.2-2 PX3 SE TFBGA316 Package Side View




Fig.2-3 PX3 SE TFBGA316 Package Bottom View

1 7	Dimen	sion in 1	mm	Dimen	sion in	inch				
symbol	MIN	NOM	MAX	MIN	NOM	MAX				
A	_	1	1. 200	- 0.04						
A1	0. 160	0. 210	0. 260	0.006 0.008 0.010						
A2	0.840	0.890	0. 940	0. 033	0.037					
С	0. 150	0. 190	0. 230	0.006 0.007 0.009						
D	13. 900	14.000	14. 100	0. 547	0. 551	0. 555				
Е	13.900	14.000	14. 100	0. 547	0. 551	0. 555				
D1	-	12. 350	_	_	0. 486					
E1	1	12. 350	_	_	0. 486					
е	1	0.650	_	_	0.026					
b	0. 250	0.300	0.350	0.010	0.012	0.014				
aaa		0. 150		0. 006						
bbb		0. 200		0. 008						
ddd		0.080		0. 003						
eee		0. 150		0. 006						
fff		0.080		0. 003						
N		316		316						
MD/ME		20/20			20/20					

Fig.2-4 PX3 SE TFBGA316 Package Dimension

2.4 TFBGA316 Ball Map

316	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
A	DDR_CSN 0	DDR_A4	NP	DDR_A1	DDR_A15	NP	DDR_DQ3	DDR_DQS 0	NP	DDR_DQ1	DDR_DQS	NP	DDR_DQ2	DDR_DQ0	NP	CODEC_A OMS	CODEC_V CM	NP	GPIO0_D1/ UART2_CT SN	GPIO0_D6/ SDMMC1_ PWR	A
В	DDR_CLK	DDR_ODT 0	DDR_CKE	DDR_A12	DDR_A14	DDR_CSN 1	DDR_DM0	DDR_DQS 0_N	DDR_DQ1 8	DDR_DQ4	DDR_DQS 2_N	DDR_DQ2 1	DDR_DQ6	VSS22	CODEC_A OR	CODEC_A OM	CODEC_A OL	CODEC_MI CBIAS	GPIO1_B4/ SPI_CSN1	GPIO0_A6/ HDMI_SCL /I2C3_SCL	В
С		DDR_CLK_ N	VSS54	DDR_A10	DDR_A11	NP	VSS1	DDR_DQ7	NP	VSS2	DDR_DQ1 7	NP	VSS7	CODEC_H PDET	NP	CODEC_AI	GPIO0_D0/ UART2_RT SN/PMIC_ SLEEP	GPIO3_C6	GPIO0_C4/ HDMI_CEC	NP	С
D	DDR_A0	DDR_A3	DDR_BA2		DDR_WEN		DDR_BA0	DDR_A8		DDR_DQ5	DDR_DM2		CODEC_A VDD	CODEC_A VSS		CODEC_AI	GPIO0_A3/ I2C1_SDA/ SDMMC1_ CMD	GPIO1_B7/ SDMMC0_ CMD	GPIO3_C4	GPIO0_A0/ I2C0_SCL	D
E	DDR_A9	DDR_A2	DDR_RAS N	DDR_A7	DDR_A5		DDR_CAS N	DDR_BA1		,	DDR_DQ1		GPIO0_B7/ HDMI_HPD	CODEC_MI		CODEC_MI CR		I2S_SCLK/			E
F		DDR_DQ1 0			NP	DDR_RES ETN	DDR_A6	DDR_DQ1		DDR_DQ2 2	DDR_DQ2			GPIO0_A7/ HDMI_SDA /I2C3_SDA					GPIO0_A2/ I2C1_SCL		F
G	DDR_A13	DDR_ODT	VSS3	DDR_DQ2 6	DDR_DQ9	DDR_DQ8	CVDD1	DDR_VDD 5	DDR_VDD 6	CVDD6	DDR_VDD 7	DDR_VDD 8	VSS6	VCCIO4	GPIO1_A3/ I2S_LRCK_ TX		I2S_SDI/S	GPIO1_B3/ UART1_RT SN/SPI_CS N0	UART1_CT		G
Н	DDR_DQS 1	DDR_DQS 1_N	DDR_DQ1 2	DDR_DM1	DDR_DQ2 8	DDR_DQ1	DDR_VDD 4	VSS15	VSS16	VSS17	VSS18	VSS19	VSS20	CVDD5	TEST	GPIO0_B4/ I2S_LRCK_ TX	GPIO0_B0/ I2S_MCLK	GPIO1_B1/ UART1_TX /SPI_TXD			Н

PX3 SE Datasheet

T GPIO2_B7/ GPIO2_D1/ GPIO2_CO/ GP	UARTO_RT /EMMC_D0 /EMMC_D2 /EMMC_D4 3/EMMC_R RNSFC_ SN /SFC_SIO0 /SPL_CSN1 /SPL_RXD ST SN0 GPIO1_D5/ CIF_D6/TSD6 FLASH_D5 /EMMC_D5	_D5/TS CIF_D6/TS	CIF_	ADCINO USB0_ID	CVDD3 EFUSE	SAR_AVD D33	VSS8 LVDS/MIPI _VDD11	VSS13 LVDS/MIPI _VCC1	/EBC_GDP	LCDC_D20 /EBC_BOR DER0/GPS	/EBC_BOR	/EBC_SDS HR/I2C2_S	/EBC_GDP	/EBC_GDS	P R
V 150	_D6	D5 _D6	_	_			_VDD11	_VCC1	NP			GPIO2_C0/	/EBC_GDC E/GMAC_R / GPIO2_D1/		
V	D7	USYN GPIO3_C1/ DRIVE_VB	CIF_ NP C/TS	D11 USB0_VBU	D33		ND VDAC_IRE	DD VDAC_IOU	NP NP	YNC/EBC_ SDLE/GMA GPIO2_B0/ LCDC_CLK /EBC_SDC	/EBC_GDR L/I2C2_SD / GPIO2_B6/ LCDC_D12 /EBC_SDC	/EBC_VCO M/GMAC_ GPIO2_B4/ LCDC_D10 /EBC_SDC	/ /EBC_GDP WR2/GMA / GPIO2_B5/ LCDC_D11 //EBC_SDC	E5/GMAC_ GPIO2_B3, LCDC_DE N/EBC_GD	
I DOE/GMA WR	SLEEP MD /SFC_SIG GPIO2_A5/ GPIO2_A5/ GPIO0_D4/ CIF_D3/TS CIF_D1/TS CIF_HREF/ FLASH_W	CLKO/ GPIO0_D4/	CIF_0	USB_EXTR	ADCIN2				NP	GPIO2_B2/ LCDC_VSY	HDMI_DVD		HDMI_AVD	CLK/GMAC	v
W HDMI_TX3 N HDMI_TX0 N HDMI_EXT N HDMI_TX1 N HDMI_TX1 N HDMI_TX2 N HDMI_TX1 N HDMI_TX2 N HDMI_TX3	USB1_DP VSS11 USB0_DP CIF_D2/TS _D2 GPIO3_D2/ SDMMC0_ SDMMC0_ T/UARTO GPIO1_CI/ SDMMC0_ T/UARTO	S_TX0 BC_SD USB1_DP	VSS12 LVDS	LVDS_TX1 N/EBC_SD	LVDS_TX2 N/EBC_SD	VSS10	LVDS_TX3 P/EBC_SD	LVDS_CLK N/EBC_SD	VSS9	_	_	_			w
Y HDMLTX3 HDMLTX1 HDMLTX1 HDMLTX2 HDMLTX1 HDMLTX2 HDMLTX3 HDMLTX3 HDMLTX1 HDMLTX3 HDMLTX1 HDMLTX2 HDMLTX3 HDMLTX3 HDMLTX1 HDMLTX2 HDMLTX3 HDMLTX1 HDMLTX2 HDMLTX3 HDMLTX3 HDMLTX3 HDMLTX4 HDMLTX5 HDMLTX5 HDMLTX5 HDMLTX5 HDMLTX5 HDMLTX6 HDMLTX6 HDMLTX7 HDMLTX7 HDMLTX7 HDMLTX7 HDMLTX7 HDMLTX8 HDML	USB1_DM NP USB0_DM GPIO2_D3/ CARD_CL NP GPIO3_D3/ CIF_PDN GPIO3_E	C_D0/ S_TX0 BC_SD USB1_DM	LCD LVDS P/EB	LCDC_D2/ LVDS_TX1 P/EBC_SD	LCDC_D4/ LVDS_TX2 P/EBC_SD	NP	LCDC_D7/ LVDS_TX3 N/EBC_SD	LCDC_D8/ LVDS_CLK P/EBC_SD	NP	HDMI_TX2		NP	HDMI_TX0	HDMI_TX3	Υ

Fig.2-5 TFBGA316 Ball Map

Rev 1.2

2.5 Pin Description

In this chapter, the pin description will be divided into two parts, one is all power/ground descriptions in Table 1-1, include analog power/ground, another is all the function signals descriptions in Table 1-2, also include analog power/ground.

2.5.1 PX3 SE power/ground IO descriptions

Table 2-1 PX3 SE Power/Ground IO information

C	Pall #						
Group	Ball #	Descriptions					
GND	B14,C3,C7,C10,C13,G3,G13,H8,H9,H10,H 11,H12,H13,J8,J9,J10,J11,J12,J13,K3,K8, K9,K10,K11,K12,K13,L8,L9,L10,L11,L12,L 13,L14,M2,M8,M9,M10,M11,M12,M13,N7, N8,N9,N10,N11,N12,N13,P7,P8,V3,W6,W 9,W12,W15	Internal Core Ground and Digital IO Ground					
AVDD	P12,P13,P14,N14,M14	Internal CPU Power (@ cpu frequency <= 1GHz)					
CVDD	G7,K7,P10,J14,H14,G10	Internal Core Power					
VCCIO1	N6	Digital GPIO Power					
VCCIO2	T14	Digital GPIO Power					
VCCIO3	K14	Digital GPIO Power					
VCCIO4	G14	Digital GPIO Power					
DDR_VDD	H7,J7,L7,M7,G12,G11,G9,G8	DDR3 Digital IO Power DDR3L Digital IO Power					
A/GPLL_DVDD11	N3	ARM PLL Analog Power					
C/DPLL_DVDD11	N4	DDR PLL Analog Power					
PLL_VCCIO	N5	DDR PLL Analog Power					
SAR_AVDD33	P9	SAR-ADC Analog Power					
USB_DVDD11	T11	USB OTG2.0/Host2.0 Digital Power					
USB_AVDD33	T10	USB OTG2.0/Host2.0 Analog Power					
CODEC_AVDD	D13	Audio Codec Analog Power					
CODEC_AVSS	D14	Audio Codec Analog Ground					
HDMI_DVDD1V1	V4	HDMI Digital Power					
HDMI_AVDD33	V2	HDMI Analog Power					
VBS DAC C _AVDD	T7	CVBS DAC Analog Power					
CVBS DAC _AGND	T8	CVBS DAC Analog Ground					

2.5.2 PX3 SE function IO descriptions

Table 2-2 PX3 SE IO descriptions

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
DDR_A0	D1						N/A	N/A	N/A	N/A	DDR
DDR_A2	E2						N/A	N/A	N/A	N/A	DDR
DDR_A5	E5						N/A	N/A	N/A	N/A	DDR
DDR_A9	E1						N/A	N/A	N/A	N/A	DDR
DDR_A13	G1						N/A	N/A	N/A	N/A	DDR
DDR_A7	E4						N/A	N/A	N/A	N/A	DDR
DDR_ODT1	G2						N/A	N/A	N/A	N/A	DDR
DDR_RESETN	F6						N/A	N/A	N/A	N/A	DDR
DDR_DQ10	F2						N/A	N/A	N/A	N/A	DDR
DDR_DQ8	G6						N/A	N/A	N/A	N/A	DDR
DDR_DQS1	H1						N/A	N/A	N/A	N/A	DDR
DDR_DQS1_N	H2						N/A	N/A	N/A	N/A	DDR
DDR_DQ14	K2						N/A	N/A	N/A	N/A	DDR
DDR_DQ12	H3						N/A	N/A	N/A	N/A	DDR
DDR_DQ15	K1						N/A	N/A	N/A	N/A	DDR
DDR_DQ13	J2						N/A	N/A	N/A	N/A	DDR
DDR_DQ9	G5						N/A	N/A	N/A	N/A	DDR
DDR_DM1	H4						N/A	N/A	N/A	N/A	DDR
DDR_DQ11	H6						N/A	N/A	N/A	N/A	DDR
DDR_DQ26	G4						N/A	N/A	N/A	N/A	DDR
DDR_DQ24	K4						N/A	N/A	N/A	N/A	DDR
DDR_DQS3	L1						N/A	N/A	N/A	N/A	DDR
DDR_DQS3_N	L2						N/A	N/A	N/A	N/A	DDR
DDR_DQ30	L5						N/A	N/A	N/A	N/A	DDR
DDR_DQ28	H5						N/A	N/A	N/A	N/A	DDR
DDR_DQ31	L6						N/A	N/A	N/A	N/A	DDR
DDR_DQ29	K6						N/A	N/A	N/A	N/A	DDR
DDR_DQ25	L4						N/A	N/A	N/A	N/A	DDR
DDR_DM3	L3						N/A	N/A	N/A	N/A	DDR
DDR_DQ27	K5						N/A	N/A	N/A	N/A	DDR

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
XOUT24M	N1						N/A	N/A	N/A	0	MISC
XIN24M	N2						N/A	N/A	N/A	I	MISC
GPIO2_C6/LCDC_D20/EBC_BOR DER0/GPS_SIGN/GMAC_TXD2	P5	GPIO2_C6	LCDC_D2 0	GMAC_TX D2	GPS_SI GN	EBC_BORDER 0	I/O	8mA	down	I	LCDC
GPIO2_C7/LCDC_D21/EBC_BOR DER1/GPS_MAG/GMAC_TXD3	P4	GPIO2_C7	LCDC_D2 1	GMAC_TX D3	GPS_MA G	EBC_BORDER 1	I/O	8mA	down	I	LCDC
GPIO2_C5/LCDC_D19/EBC_SDS HR/I2C2_SCL/GMAC_RXD2	Р3	GPIO2_C5	LCDC_D1	GMAC_RX D2	I2C2_S CL	EBC_SDSHR	I/O	8mA	down	I	LCDC
GPIO2_C4/LCDC_D18/EBC_GDRL /I2C2_SDA/GMAC_RXD3	T4	GPIO2_C4	LCDC_D1 8	GMAC_RX D3	I2C2_S DA	EBC_GDRL	I/O	8mA	down	I	LCDC
GPIO2_C3/LCDC_D17/EBC_GDP WR0/GMAC_TXD0	P2	GPIO2_C3	LCDC_D1 7	GMAC_TX D0		EBC_GDPWR0	I/O	8mA	down	I	LCDC
GPIO2_C2/LCDC_D16/EBC_GDSP /GMAC_TXD1	P1	GPIO2_C2	LCDC_D1 6	GMAC_TX D1		EBC_GDSP	I/O	8mA	down	I	LCDC
GPIO2_C1/LCDC_D15/EBC_GDO E/GMAC_RXD0	R2	GPIO2_C1	LCDC_D1 5	GMAC_RX D0		EBC_GDOE	I/O	8mA	down	I	LCDC
GPIO2_C0/LCDC_D14/EBC_VCO M/GMAC_RXD1	Т3	GPIO2_C0	LCDC_D1 4	GMAC_RX D1		EBC_VCOM	I/O	8mA	down	I	LCDC
GPIO2_D1/LCDC_D23/EBC_GDP WR2/GMAC MDC	T2	GPIO2_D1	LCDC_D2	GMAC_M DC		EBC_GDPWR2	I/O	8mA	down	I	LCDC
GPIO2_D0/LCDC_D22/EBC_GDP WR1/GPS CLK/GMAC COL	Р6	GPIO2_D0	LCDC_D2	GMAC_C OL	GPS_CL K	EBC_GDPWR1	I/O	8mA	down	I	LCDC
GPIO2_B7/LCDC_D13/EBC_SDCE 5/GMAC_RXER	T1	GPIO2_B7	LCDC_D1	GMAC_RX ER		EBC_SDCE5	I/O	8mA	down	I	LCDC
GPIO2_B6/LCDC_D12/EBC_SDCE 4/GMAC_CLK	U4	GPIO2_B6	LCDC_D1	GMAC_CL K		EBC_SDCE4	I/O	8mA	down	I	LCDC
GPIO2_B5/LCDC_D11/EBC_SDCE 3/GMAC_TXEN	U2	GPIO2_B5	LCDC_D1	GMAC_TX EN		EBC_SDCE3	I/O	8mA	down	I	LCDC
GPIO2_B4/LCDC_D10/EBC_SDCE 2/GMAC_MDIO	U3	GPIO2_B4	LCDC_D1	GMAC_M DIO		EBC_SDCE2	I/O	8mA	down	I	LCDC
GPIO2_B3/LCDC_DEN/EBC_GDC LK/GMAC_RXCLK	U1	GPIO2_B3	LCDC_DE	GMAC_RX CLK		EBC_GDCLK	I/O	8mA	down	I	LCDC
GPIO2_B2/LCDC_VSYNC/EBC_SD OE/GMAC_CRS	V5	GPIO2_B2	LCDC_VS YNC	GMAC_CR		EBC_SDOE	I/O	8mA	down	I	LCDC
GPIO2_B1/LCDC_HSYNC/EBC_S DLE/GMAC_TXCLK	T5	GPIO2_B1	LCDC_HS YNC	GMAC_TX CLK		EBC_SDLE	I/O	8mA	down	I	LCDC
GPIO2_B0/LCDC_CLK/EBC_SDCL K/GMAC_RXDV	U5	GPIO2_B0	LCDC_CL K	GMAC_RX DV		BC_SDCLK	I/O	12mA	down	I	LCDC
HDMI_EXTR	W3						N/A	N/A	N/A	N/A	HDMI

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
HDMI_TX3N	W1						N/A	N/A	N/A	N/A	HDMI
HDMI_TX3P	Y1						N/A	N/A	N/A	N/A	HDMI
HDMI_TX0N	W2						N/A	N/A	N/A	N/A	HDMI
HDMI_TX0P	Y2						N/A	N/A	N/A	N/A	HDMI
HDMI_TX1N	W4						N/A	N/A	N/A	N/A	HDMI
HDMI_TX1P	Y4						N/A	N/A	N/A	N/A	HDMI
HDMI_TX2N	W5						N/A	N/A	N/A	N/A	HDMI
HDMI_TX2P	Y5						N/A	N/A	N/A	N/A	HDMI
TV ENCODER_IOUTN	U7						N/A	N/A	N/A	N/A	TV
TV ENCODER_IOUTP	V7						N/A	N/A	N/A	N/A	TV
TV ENCODER_IREF	U8						N/A	N/A	N/A	N/A	TV
LVDS/MIPI_EXTR	V8						N/A	N/A	N/A	N/A	LVDS
LCDC_D9/LVDS_CLKN/EBC_SDC E1/MIPI_CLKN	W7	LVDS_CLKN	LCDC_D9	MIPI_CLK N		EBC_SDCE1	N/A	NA/	N/A	N/A	LVDS
LCDC_D8/LVDS_CLKP/EBC_SDCE 0/MIPI_CLKP	Y7	LVDS_CLKP	LCDC_D8	MIPI_CLK P		EBC_SDCE0	N/A	NA/	N/A	N/A	LVDS
LCDC_D7/LVDS_TX3N/EBC_SDD O7/MIPI_D3N	Y8	LVDS_TX3N	LCDC_D7	MIPI_D3N		EBC_SDD07	N/A	NA/	N/A	N/A	LVDS
LCDC_D6/LVDS_TX3P/EBC_SDD O6/MIPI_D3P	W8	LVDS_TX3P	LCDC_D6	MIPI_D3P		EBC_SDD06	N/A	NA/	N/A	N/A	LVDS
LCDC_D5/LVDS_TX2N/EBC_SDD O5/MIPI_D2N	W10	LVDS_TX2N	LCDC_D5	MIPI_D2N		EBC_SDD05	N/A	NA/	N/A	N/A	LVDS
LCDC_D4/LVDS_TX2P/EBC_SDD O4/MIPI_D2P	Y10	LVDS_TX2P	LCDC_D4	MIPI_D2P		EBC_SDDO4	N/A	NA/	N/A	N/A	LVDS
LCDC_D3/LVDS_TX1N/EBC_SDD O3/MIPI_D1N	W11	LVDS_TX1N	LCDC_D3	MIPI_D1N		EBC_SDDO3	N/A	NA/	N/A	N/A	LVDS
LCDC_D2/LVDS_TX1P/EBC_SDD O2/MIPI_D1P	Y11	LVDS_TX1P	LCDC_D2	MIPI_D1P		EBC_SDDO2	N/A	NA/	N/A	N/A	LVDS
LCDC_D1/LVDS_TX0N/EBC_SDD O1/MIPI_D0N	W13	LVDS_TX0N	LCDC_D1	MIPI_D0N		EBC_SDD01	N/A	NA/	N/A	N/A	LVDS
LCDC_D0/LVDS_TX0P/EBC_SDD O0/MIPI_D0P	Y13	LVDS_TX0P	LCDC_D0	MIPI_D0P		EBC_SDD00	N/A	NA/	N/A	N/A	LVDS
USB1_DP	W14						N/A	N/A	N/A	N/A	USB
USB1_DM	Y14						N/A	N/A	N/A	N/A	USB
USB_EXTR	V11						N/A	N/A	N/A	N/A	USB
USB0_VBUS	U11						N/A	N/A	N/A	N/A	USB

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
USB0_ID	R11						N/A	N/A	N/A	N/A	USB
USB0_DM	Y16						N/A	N/A	N/A	N/A	USB
USB0_DP	W16						N/A	N/A	N/A	N/A	USB
ADCIN0	P11						N/A	N/A	N/A	N/A	ADC
ADCIN1	U10						N/A	N/A	N/A	N/A	ADC
ADCIN2	V10						N/A	N/A	N/A	N/A	ADC
EFUSE	R10						N/A	N/A	N/A	N/A	ADC
CIF_D0/TS_D0	U17	CIF_D0	TS_D0				I/O	4mA	down	I	CIF
CIF_D1/TS_D1	V17	CIF_D1	TS_D1				I/O	4mA	down	I	CIF
CIF_D2/TS_D2	W17	CIF_D2	TS_D2				I/O	4mA	down	I	CIF
CIF_D3/TS_D3	V16	CIF_D3	TS_D3				I/O	4mA	down	I	CIF
CIF_D4/TS_D4	T13	CIF_D4	TS_D4				I/O	4mA	down	I	CIF
CIF_D5/TS_D5	R13	CIF_D5	TS_D5				I/O	4mA	down	I	CIF
CIF_D6/TS_D6	R14	CIF_D6	TS_D6				I/O	4mA	down	I	CIF
CIF_D7/TS_D7	T16	CIF_D7	TS_D7				I/O	4mA	down	I	CIF
CIF_VSYNC/TS_SYNC	U13	CIF_VSYNC	TS_SYNC				I/O	4mA	down	I	CIF
CIF_CLKI/TS_VALID	U16	CIF_CLKI	TS_VALID				I/O	4mA	down	I	CIF
CIF_HREF/TS_FAIL	V18	CIF_HREF	TS_FAIL				I/O	4mA	down	I	CIF
GPIO3_C1/DRIVE_VBUS/PMIC_S LEEP	U14	GPIO3_C1	DRIVE_V BUS	PMIC_SLE EP			I/O	4mA	down	I	GPIO
CIF_CLKO/TS_CLKO	V13	CIF_CLKO	TS_CLKO				I/O	4mA	down	I	GPIO
GPIO0_D2/PWM0	U18	GPIO0_D2	PWM0				I/O	4mA	down	I	GPIO
CIF_PDN1/GPIO3_B3	Y20	GPIO3_B3					I/O	4mA	up	I	GPIO
GPIO0_D3/PWM1	T17	GPIO0_D3	PWM1				I/O	4mA	down	I	GPIO
GPIO0_D4/PWM2	V14	GPIO0_D4	PWM2				I/O	4mA	up	I	GPIO
GPIO3_D2/IR	W18	GPIO3_D2	PWM_IRI N				I/O	4mA	up	I	GPIO
GPIO3_D3/SPDIF	Y19	GPIO3_D3	SPDIF_TX				I/O	4mA	up	I	GPIO
GPIO2_D2/CARD_RST/UART0_TX	T18	GPIO2_D2	CARD_RS T	UARTO_T X			I/O	4mA	down	I	GPIO
GPIO2_D3/CARD_CLK/UART0_RX	Y17	GPIO2_D3	CARD_CL K	UARTO_R X			I/O	4mA	down	I	GPIO
GPIO1_C1/SDMMC0_DET	W19	GPIO1_C1	SDMMC0 _DET				I/O	4mA	up	I	GPIO
GPIO2_D4		GPIO2_D4					I/O	4mA	down	I	GPIO

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
GPIO2_D5/CARD_DET/UART0_CT SN	W20	GPIO2_D5	CARD_DE T	UARTO_C TSN			I/O	4mA	down	I	GPIO
GPIO1_C6/FLASH_CS2/EMMC_C MD	U19	GPIO1_C6	FLASH_C S2	EMMC_C MD			I/O	4mA	up	I	GPIO
GPIO2_A5/FLASH_WP/EMMC_PW R	V19	GPIO2_A5	FLASH_W P	EMMC_P WR			I/O	8mA	down	I	GPIO
GPIO1_C7/FLASH_CS3/EMMC_R ST	P19	GPIO1_C7	FLASH_C S3	EMMC_RS T			I/O	4mA	up	I	GPIO
GPIO1_D0/FLASH_D0/EMMC_D0/ SFC_SIO0	P16	GPIO1_D0	FLASH_D 0	EMMC_D0	SFC_SI 00		I/O	8mA	up	I	GPIO
GPIO1_D2/FLASH_D2/EMMC_D2/ SFC_SIO2	T19	GPIO1_D2	FLASH_D 2	EMMC_D2	SFC_SI 02		I/O	8mA	up	I	GPIO
GPIO1_D1/FLASH_D1/EMMC_D1/ SFC_SIO1	U20	GPIO1_D1	FLASH_D 1	EMMC_D1	SFC_SI 01		I/O	8mA	up	I	GPIO
GPIO1_D3/FLASH_D3/EMMC_D3/ SFC_SIO3	T20	GPIO1_D3	FLASH_D 3	EMMC_D3	SFC_SI 03		I/O	8mA	up	I	GPIO
GPIO1_D4/FLASH_D4/EMMC_D4/ SPI_RXD	P18	GPIO1_D4	FLASH_D 4	EMMC_D4	SPI_RX D		I/O	8mA	up	I	GPIO
GPIO1_D6/FLASH_D6/EMMC_D6/ SPI CSN0	N15	GPIO1_D6	FLASH_D 6	EMMC_D6	SPI_CS N0		I/O	8mA	up	I	GPIO
GPIO1_D5/FLASH_D5/EMMC_D5/ SPI_TXD	R19	GPIO1_D5	FLASH_D 5	EMMC_D5	SPI_TX D		I/O	8mA	up	I	GPIO
GPIO1_D7/FLASH_D7/EMMC_D7/ SPI CSN1	P17	GPIO1_D7	FLASH_D 7	EMMC_D7	SPI_CS N1		I/O	8mA	up	I	GPIO
GPIO2_A0/FLASH_ALE/SPI_CLK	N16	GPIO2_A0	FLASH_A LE		SPI_CLK		I/O	8mA	down	I	GPIO
GPIO2_A1/FLASH_CLE	N17	GPIO2_A1	FLASH_C LE				I/O	8mA	down	I	GPIO
GPIO2_A2/FLASH_WRN/SFC_CS N0	P20	GPIO2_A2	FLASH_W RN		SFC_CS N0		I/O	8mA	up	I	GPIO
GPIO2_A3/FLASH_RDN/SFC_CSN 1	L15	GPIO2_A3	FLASH_R DN		SFC_CS N1		I/O	8mA	up	I	GPIO
GPIO2_A4/FLASH_RDY/EMMC_C MD/SFC_CLK	K17	GPIO2_A4	FLASH_R DY	EMMC_C MD	SFC_CL K		I/O	8mA	up	I	GPIO
GPIO2_A6/FLASH_CS0	L16	GPIO2_A6	FLASH_C S0				I/O	8mA	up	I	GPIO
GPIO2_A7/FLASH_DQS/EMMC_C LKO	N19	GPIO2_A7	FLASH_D QS	EMMC_CL KO			I/O	8mA	up	I	GPIO
GPIO0_C7/FLASH_CS1	L17	GPIO0_C7	FLASH_C S1				I/O	4mA	up	I	GPIO

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
TEST	H15						N/A	N/A	down	I	GPIO
GPIO1_B6/SDMMC0_PWR	N18	GPIO1_B6	SDMMC0 PWR				I/O	4mA	down	I	GPIO
NPOR	N20						N/A	N/A	down	I	MISC
GPIO1_C5/SDMMC0_D3/JTAG_T MS	M19	GPIO1_C5	SDMMC0 D3	JTAG_TM S			I/O	4mA	up	I	GPIO
GPIO1_C4/SDMMC0_D2/JTAG_T CK	K16	GPIO1_C4	SDMMC0 D2	JTAG_TCK			I/O	4mA	up	I	GPIO
GPIO1_C3/SDMMC0_D1/UART2_ RX	K15	GPIO1_C3	SDMMC0 _D1	UART2_R X			I/O	4mA	up	I	GPIO
GPIO1_C2/SDMMC0_D0/UART2_ TX	L18	GPIO1_C2	SDMMC0 _D0	UART2_T X			I/O	4mA	up	I	GPIO
GPIO1_A7/SDMMC0_WP	L19	GPIO1_A7	SDMMC0 _WP				I/O	4mA	down	I	GPIO
GPIO0_B6/I2S_SDI/SPI_CSN0	K19	GPIO0_B6	I2S_SDI	SPI_CSN 0			I/O	4mA	up	I	GPIO
GPIO3_D7/CIF_PDN0/TEST_CLK O	K18	GPIO3_D7	TEST_CL KO				I/O	4mA	down	I	GPIO
GPIO0_B5/I2S_SDO/SPI_RXD	L20	GPIO0_B5	I2S_SDO	SPI_RXD			I/O	4mA	up	I	GPIO
GPIO0_B4/I2S_LRCK_TX	H16	GPIO0_B4	I2S_LRCK TX				I/O	4mA	up	I	GPIO
GPIO0_B3/I2S_LRCK_RX/SPI_TX D	J19	GPIO0_B3	I2S_LRCK _RX	SPI_TXD			I/O	4mA	up	I	GPIO
GPIO0_B1/I2S_SCLK/SPI_CLK	K20	GPIO0_B1	I2S_SCLK	SPI_CLK			I/O	4mA	up	I	GPIO
GPIO0_B0/I2S_MCLK	H17	GPIO0_B0	I2S_MCL K				I/O	4mA	up	I	GPIO
GPIO1_C0/SDMMC0_CLKO	H20	GPIO1_C0	SDMMC0 _CLKO				I/O	4mA	down	I	GPIO
GPIO1_B3/UART1_RTSN/SPI_CS N0	G18	GPIO1_B3	UART1_R TSN	SPI_CSN 0			I/O	4mA	up	I	GPIO
GPIO1_B2/UART1_RX/SPI_RXD	H19	GPIO1_B2	UART1_R X	SPI_RXD			I/O	4mA	up	I	GPIO
GPIO1_B1/UART1_TX/SPI_TXD	H18	GPIO1_B1	UART1_T X	SPI_TXD			I/O	4mA	up	I	GPIO
GPIO1_B0/UART1_CTSN/SPI_CL K	G19	GPIO1_B0	UART1_C TSN	SPI_CLK			I/O	4mA	up	I	GPIO
GPIO1_A5/I2S_SDI/SDMMC1_D3	G17	GPIO1_A5	I2S_SDI	SDMMC1 _D3			I/O	4mA	down	I	GPIO

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
GPIO1_A4/I2S_SDO/SDMMC1_D 2	G16	GPIO1_A4	I2S_SDO	SDMMC1 D2			I/O	4mA	down	I	GPIO
GPIO1_A3/I2S_LRCK_TX	G15	GPIO1_A3	I2S_LRCK _TX				I/O	4mA	down	I	GPIO
GPIO1_A2/I2S_LRCK_RX/SDMMC 1_D1	E19	GPIO1_A2	I2S_LRCK _RX	SDMMC1 _D1			I/O	4mA	down	I	GPIO
GPIO1_A1/I2S_SCLK/SDMMC1_D 0/PMIC_SLEEP	E18	GPIO1_A1	I2S_SCLK	SDMMC1 _D0	PMIC_S LEEP		I/O	4mA	down	I	GPIO
GPIO1_A0/I2S_MCLK/SDMMC1_ CLKO/XIN_32K	E20	GPIO1_A0	I2S_MCL K	SDMMC1 _CLKO	XIN_32 K		I/O	4mA	down	I	GPIO
GPIO1_B7/SDMMC0_CMD	D18	GPIO1_B7	SDMMC0 _CMD				I/O	4mA	up	I	GPIO
GPIO0_A3/I2C1_SDA/SDMMC1_ CMD	D17	GPIO0_A3	I2C1_SD A	SDMMC1 _CMD			I/O	4mA	up	I	GPIO
GPIO0_A1/I2C0_SDA	E17	GPIO0_A1	I2C0_SD A				I/O	4mA	up	I	GPIO
GPIO0_A2/I2C1_SCL	F19	GPIO0_A2	I2C1_SCL				I/O	4mA	up	I	GPIO
GPIO0_A0/I2C0_SCL	D20	GPIO0_A0	I2C0_SCL				I/O	4mA	up	I	GPIO
GPIO0_C4/HDMI_CEC	C19	GPIO0_C4	HDMI_CE C				I/O	4mA	up	I	GPIO
GPIO0_B7/HDMI_HPD	E13	GPIO0_B7	HDMI_HP D				I/O	4mA	down	I	GPIO
GPIO0_A6/HDMI_SCL/I2C3_SCL	B20	GPIO0_A6	HDMI_SC L	I2C3_SCL			I/O	4mA	up	I	GPIO
GPIO0_A7/HDMI_SDA/I2C3_SDA	F14	GPIO0_A7	HDMI_SD A	I2C3_SD A			I/O	4mA	up	I	GPIO
GPIO3_C7	G20	GPIO3_C7					I/O	4mA	up	I	GPIO
GPIO3_C6	C18	GPIO3_C6					I/O	4mA	up	I	GPIO
GPIO3_C5	F13	GPIO3_C5					I/O	4mA	down	I	GPIO
GPIO3_C4	D19	GPIO3_C4					I/O	4mA	down	I	GPIO
GPIO1_B4/SPI_CSN1	B19	GPIO1_B4	SPI_CSN 1				I/O	4mA	up	I	GPIO
GPIO0_D6/SDMMC1_PWR	A20	GPIO0_D6	SDMMC1 _PWR				I/O	4mA	down	I	GPIO
GPIO0_D1/UART2_CTSN	A19	GPIO0_D1	UART2_C TSN				I/O	4mA	up	I	GPIO
GPIO0_D0/UART2_RTSN/PMIC_S LEEP	C17	GPIO0_D0	UART2_R TSN	PMIC_SLE EP			I/O	4mA	up	I	GPIO

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
GPIO0_C1/CARD_IO/UART0_RTS N	P15	GPIO0_C1	CARD_IO	UARTO_R TSN			I/O	4mA	up	I	GPIO
CODEC_MICL	E14						N/A	NA/	N/A	N/A	CODEC
CODEC_AIL	C16						N/A	NA/	N/A	N/A	CODEC
CODEC_VCM	A17						N/A	NA/	N/A	N/A	CODEC
CODEC_MICBIAS	B18						N/A	NA/	N/A	N/A	CODEC
CODEC_AIR	D16						N/A	NA/	N/A	N/A	CODEC
CODEC_MICR	E16						N/A	NA/	N/A	N/A	CODEC
CODEC_AOL	B17						N/A	NA/	N/A	N/A	CODEC
CODEC_AOMS	A16						N/A	NA/	N/A	N/A	CODEC
CODEC_AOM	B16						N/A	NA/	N/A	N/A	CODEC
CODEC_HPDET	C14						N/A	NA/	N/A	N/A	CODEC
CODEC_AOR	B15						N/A	NA/	N/A	N/A	CODEC
DDR_DQ18	В9						N/A	NA/	N/A	N/A	DDR
DDR_DQ16	A10						N/A	NA/	N/A	N/A	DDR
DDR_DQS2	A11						N/A	NA/	N/A	N/A	DDR
DDR_DQS2_N	B11						N/A	NA/	N/A	N/A	DDR
DDR_DQ22	F10						N/A	NA/	N/A	N/A	DDR
DDR_DQ20	E10						N/A	NA/	N/A	N/A	DDR
DDR_DQ23	A13						N/A	NA/	N/A	N/A	DDR
DDR_DQ21	B12						N/A	NA/	N/A	N/A	DDR
DDR_DQ17	C11						N/A	NA/	N/A	N/A	DDR
DDR_DM2	D11						N/A	NA/	N/A	N/A	DDR
DDR_DQ19	E11						N/A	NA/	N/A	N/A	DDR
DDR_DQ2	F11						N/A	NA/	N/A	N/A	DDR
DDR_DQ0	A14						N/A	NA/	N/A	N/A	DDR
DDR_DQS0	A8						N/A	NA/	N/A	N/A	DDR
DDR_DQS0_N	В8						N/A	NA/	N/A	N/A	DDR
DDR_DQ6	B13						N/A	NA/	N/A	N/A	DDR
DDR_DQ4	B10						N/A	NA/	N/A	N/A	DDR
DDR_DQ7	C8						N/A	NA/	N/A	N/A	DDR
DDR_DQ5	D10						N/A	NA/	N/A	N/A	DDR
DDR_DQ1	F8						N/A	NA/	N/A	N/A	DDR
DDR_DM0	В7						N/A	NA/	N/A	N/A	DDR

Ball Name	Ball #	func1	func2	func3	func4	Func5	pad ① type	Driving ②	Pull up /down	Reset State	power Domain ⑤
DDR_DQ3	A7						N/A	NA/	N/A	N/A	DDR
DDR_A8	D8						N/A	NA/	N/A	N/A	DDR
DDR_A6	F7						N/A	NA/	N/A	N/A	DDR
DDR_A14	B5						N/A	NA/	N/A	N/A	DDR
DDR_A15	A5						N/A	NA/	N/A	N/A	DDR
DDR_A11	C5						N/A	NA/	N/A	N/A	DDR
DDR_A1	A4						N/A	NA/	N/A	N/A	DDR
DDR_A4	A2						N/A	NA/	N/A	N/A	DDR
DDR_A12	B4						N/A	NA/	N/A	N/A	DDR
DDR_BA1	E8						N/A	NA/	N/A	N/A	DDR
DDR_BA0	D7						N/A	NA/	N/A	N/A	DDR
DDR_A10	C4						N/A	NA/	N/A	N/A	DDR
DDR_CKE	B3						N/A	NA/	N/A	N/A	DDR
DDR_ODT0	B2						N/A	NA/	N/A	N/A	DDR
DDR_CLK_N	C2						N/A	NA/	N/A	N/A	DDR
DDR_CLK	B1						N/A	NA/	N/A	N/A	DDR
DDR_RASN	E3						N/A	NA/	N/A	N/A	DDR
DDR_CASN	E7						N/A	NA/	N/A	N/A	DDR
DDR_CSN1	B6						N/A	NA/	N/A	N/A	DDR
DDR_CSN0	A1						N/A	NA/	N/A	N/A	DDR
DDR_WEN	D5						N/A	NA/	N/A	N/A	DDR
DDR_BA2	D3						N/A	NA/	N/A	N/A	DDR
DDR_A3	D2						N/A	NA/	N/A	N/A	DDR

Notes:

3: Pad types : I = input, O = output, I/O = input/output (bidirectional), $AP = Analog \ Power$, $AG = Analog \ Ground$, $DP = Digital \ Power$, $DG = Digital \ Ground$, $DR = Analog \ Power$, $DR = Digital \ Ground$

 $@ Reset \ state : I = input \ without \ any \ pull \ resistor \ , O = output \ without \ any \ pull \ resistor \ ,$

© It is die location. For examples, "Left side" means that all the related IOs are always in left side of die

[®]Power supply means that all the related IOs is in these IO power domain. If multiple powers is included, they are connected together in one IO power ring, H = 5 V tolerant

[©] Output Drive Unit is mA , only Digital IO have drive value

2.5.3 IO pin name descriptions

This sub-chapter will focus on the detailed function description of every pins based on different interface.

Table 2-3 PX3 SE IO function description list

Interface	Pin Name	Direction	Description
	XIN24M	I	Clock input of 24MHz crystal
Misc	XOUT24M	0	Clock output of 24MHz crystal
	NPOR	I	Power on reset for chip

Interface	Pin Name	Direction	Description
Dobug	TCK	I	JTAG interface clock input/SWD interface clock input
Debug	TMS	I/O	JTAG interface TMS input/SWD interface data out

Interface	Pin Name	Direction	Description
	sdmmc_clkout	0	sdmmc card clock.
	sdmmc_cmd	I/O	sdmmc card command output and reponse input.
	sdmmc_data i ($i=0\sim3$)	I/O	sdmmc card data input and output.
SD/MMC Host	sdmmc_detect_n	I	sdmmc card detect signal, a 0 represents presence of card.
Controller	sdmmc_write_prt	I	sdmmc card write protect signal, a 1 represents write is protected.
	sdmmc_rstn_out	0	sdmmc card reset signal
	sdmmc_pwr_en	0	sdmmc card power-enable control signal

Interface	Pin Name	Direction	Description	
	sdio_clkout	0	sdio card clock.	
	sdio_cmd	I/O	sdio card command output and reponse input.	
	sdio_data i (i =0~3)	I/O	sdio card data input and output.	
SDIO	sdio_detect_n	I	sdio card detect signal, a 0 represents presence of card.	
Host Controller	sdio_write_prt	sdio_write_prt	I	sdio card write protect signal, a 1 represents write is protected.
	sdio_pwr_en	0	sdio card power-enable control signal	
	sdio_int_n	0	sdio card interrupt indication	
	sdio_backend	0	the back-end power supply for embedded device	

Interface	Pin Name	Direction	Description
eMMC	emmc_clkout	0	emmc card clock.
	emmc_cmd	I/O	emmc card command output and reponse input.

Interface	Pin Name	Direction	Description
	emmc_data <i>i</i>	I/O	emmc card data input and
	(i=0~7)		output.
	emmc_pwr_en	0	emmc card power-enable control signal
	omme retn out	0	
	emmc_rstn_out	1 0	emmc card reset signal

Interface	Pin Name	Direction	Description
	CLK	0	Active-high clock signal to the memory device.
	CLK_N	0	Active-low clock signal to the memory device.
	CKE	0	Active-high clock enable signal to the memory device
	CSNi (i=0,1)	0	Active-low chip select signal to the memory device. AThere are two chip select.
	RASN	0	Active-low row address strobe to the memory device.
	CASN	0	Active-low column address strobe to the memory device.
DMC	WEN	0	Active-low write enable strobe to the memory device.
	BAi(i=0,1,2)	0	Bank address signal to the memory device.
	Ai(i=0~15)	0	Address signal to the memory device.
	DQi(i=0~31)	I/O	Bidirectional data line to the memory device.
	DQS0 DQS1 DQS2	I/O	Active-high bidirectional data strobes to the memory device.
	DQS0_N DQS1_N DQS2_N	I/O	Active-low bidirectional data strobes to the memory device.
	DMi(i=0~3)	0	Active-low data mask signal to the memory device.
	ODT <i>i</i> (<i>i</i> =0,1)	0	On-Die Termination output signal for two chip select.
	RESETN	0	DDR3 reset signal to the memory device

Interface	Pin Name	Direction	Description
NandC	flash_wp	0	Flash write-protected signal
	flash_ale	0	Flash address latch enable signal
	flash_cle	0	Flash command latch enable signal
	flash_wrn	0	Flash write enable and clock signal
	flash_rdn	0	Flash read enable and write/read signal
	flash_data[i](i =0~7)	I/O	8bits of flash data inputs/outputs signal
	flash_dqs	I/O	Flash data strobe signal

Interface	Pin Name	Direction	Description
	flash_rdy	I	Flash ready/busy signal
	flash_csn $i(i=0~3)$	0	Flash chip enable signal for chip i, i=0~3

Interface	Pin Name	Direction	Description
	i2s_clk	0	I2S/PCM clock source
	i2s_sclk	I/O	I2S/PCM serial clock
I2S/PCM Controller	i2s_lrck_rx	I/O	I2S/PCM left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
(8	i2s_sdi	I	I2S/PCM serial data input
channel)	i2s_sdo	0	I2S/PCM serial data ouput
charmery	i2s_lrck_tx	I/O	I2S/PCM left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode

Interface	Pin Name	Direction	Description
SPI Controller	spi_clk	I/O	spi serial clock
	spi_csn <i>y</i> (<i>y</i> =0,1)	I/O	spi chip select signal,low active
	spi_txd	0	spi serial data output
	spi_rxd	I	spi serial data input

Interface	Pin Name	Direction	Description
	lcdc_dclk	0	LCDC RGB interface display clock out, MCU i80 interface RS signal
	lcdc_vsync	0	LCDC RGB interface vertival sync pulse, MCU i80 interface CSN signal
LCDC	lcdc_hsync	0	LCDC RGB interface horizontial sync pulse, MCU i80 interface WEN signal
	lcdc_den	0	LCDC RGB interface data enable, MCU i80 interface REN signal
	lcdc_data[23:0]	I/O	LCDC data output/input

Interface	Pin Name	Direction	Description
Company	cif_clkin	I	Camera interface input pixel clock
	cif_clkout	0	Camera interface output work clock
Camera IF	cif_vsync	I	Camera interface vertical sync signal
	cif_href	I	Camera interface horizontial sync signal

Interface	Pin Name	Direction	Description
			Camera interface 8-bit input pixel
	cif_data[7:0]	I	data

Interface	Pin Name	Direction	Description
	gps_sign	I	GPS sign data input
GPS	gps_mag	I	GPS mag data input
	gps_clk	I	GPS rf clock input

Interface	Pin Name	Direction	Description
	Pwm2	0	Pulse Width Modulation output
PWM	pwm1	0	Pulse Width Modulation output
	pwm0	0	Pulse Width Modulation output

Interface	Pin Name	Direction	Description
	i2c0_sda	I/O	I2C0 data
	i2c0_scl	I/O	I2C0 clock
	i2c1_sda	I/O	I2C1 data
120	i2c1_scl	I/O	I2C1 clock
I2C	i2c2_sda	I/O	I2C2 data
	i2c2_scl	I/O	I2C2 clock
	i2c3_sda	I/O	I2C3 data
	i2c3_scl	I/O	I2C3 clock

Interface	Pin Name	Direction	Description
	uart0_sin	I	UARTO searial data input
	uart0_sout	0	UARTO searial data output
	uart0_cts_n	I	UARTO clear to send
	uart0_rts_n	0	UART0 request to send
UART	uart1_sin	I	UART1 searial data input
UAKI	uart1_sout	0	UART1 searial data output
	uart1_cts_n	0	UART1 clear to send
	uart1_rts_n	I	UART1 request to send
	uart2_sin	I	UART2 searial data input
	uart2_sout	0	UART2 searial data output

Interface	Pin Name	Direction	Description
	USB0PP	I/O	USB OTG 2.0 Data signal DP
	USB0PN	I/O	USB OTG 2.0 Data signal DM
	VBUS_0	N/A	USB OTG 2.0 5V power supply pin
	USB0ID	I	USB OTG 2.0 ID indicator
USB	otg_drv_vbus	0	USB OTG 2.0 drive VBUS
OTG2.0	USB1PP	I/O	USB HOST 2.0 Data signal DP
/HOST	USB1PN	I/O	USB HOST 2.0 Data signal DM
2.0	VBUS_1	N/A	USB HOST 2.0 5V power supply pin
	USB1ID	I	USB HOST 2.0 ID indicator
	USBRBIAS	N/A	45 Ohm Reference external resistance

Interface	Pin Name	Direction	Description
	MICL	I	Left channel microphone PGA positive input
	LINEL	I	Left channel line-in input
	VCM	I	Decoupling for voltage reference
A	VREF_MIC	0	Microphone bias voltage output
Audio Codec	LINER	I	Right channel line-in input
Codec	MICR	I	Right channel microphone PGA positive input
	VOUTL	0	Left channel DAC driver amplifier output
	VOUTR	0	Right channel DAC driver amplifier output
	ACMC		Headphone virtual ground
	AOMS	I	feedback
	AOM	0	Headphone virtual ground
	AON	0	output
	HPDET		Headphone jack detection

Interface	Pin Name	Direction	Description
	EXTR	0	Connect 2.0Kohm resistor to ground to generate reference current
	TX3N	0	TMDS negative clock line
	TX3P	0	TMDS positive clock line
HDMI	TX0N	0	TMDS channel 0 negative data line
	TX0P	0	TMDS channel 0 positive data line
	TX1N	0	TMDS channel 1 negative data line
	TX1P	0	TMDS channel 1 positive data line
	TX2N	0	TMDS channel 2 negative data line
	TX2P	0	TMDS channel 2 positive data line

Interface	Pin Name	Direction	Description
SAR-ADC	SARADC_AIN[i]	N/A	SAR-ADC input signal for 3
571177150	(i=0~2)	14,71	channel

Interface	Pin Name	Direction	Description
eFuse	EFUSE_VP	N/A	eFuse program and sense power

2.5.4 PX3 SE IO Type

The following list shows IO type except DDR IO and all of Power/Ground IO .

Table 2-4 PX3 SE IO Type List

Type	Diagram	Description	Pin Name
А		Analog IO Cell with IO voltage	EFUSE_VP

Туре	Diagram	Description	Pin Name
В	⊠-■	Dedicated Power supply to Internal Macro with IO voltage	SARADC_AIN[2:0]
С	Oscillator I/O XC	Crystal Oscillator with internal register	XIN24M/XOUT24M
D	IE CMOS PAD OEN PAD	CMOS 3-state output pad with controllable input and controllable pulldown	Part of digital GPIO (PBCDxRNC)
E	REN C CMOS PAD COEN COEN COEN COEN COEN COEN COEN COEN	CMOS 3-state output pad with controllable input and controllable pullup	Part of digital GPIO (PBCUxRNC)
F	PAD CMOS C	controllable input pad with controllable pulldown	Part of digital GPIO (PICDRNC)
G	IE VDD REN CMOS C	controllable input pad with controllable pullup	Part of digital GPIO (PICURNC)

Chapter 3 Electrical Specification

3.1 Absolute Maximum Ratings

Table 3-1 PX3 SE absolute maximum ratings

Paramerters	Related Power Group	Max	Unit
DC supply voltage for Internal digital logic	AVDD,CVDD,	TBD	V
DC supply voltage for Internal digital logic	USB_DVDD11,HDMI_DVDD1V 1_1	1.21	V
DC supply voltage for Digital GPIO (except for SAR-ADC, PLL, USB, DDR IO)	VCCIO1,VCCIO2,VCCIO3,VCCI O4	3.6	V
DC supply voltage for DDR IO	DDR_VDD	1.95	V
DC supply voltage for Analog part of SAR-ADC	SAR_AVDD33	3.6	>
DC supply voltage for Analog part of PLL	PLL_VCCIO A/DPLL_DVDD11,C/GPLL_DVD D11	3.3 1.21	V
DC supply voltage for Analog part of USB OTG/Host2.0	USB_AVDD33	3.63	V
DC supply voltage for Analog part of HDMI	HDMI_AVDD33	3.63	V
DC supply voltage for Analog part of Acodec	CODEC_AVDD	3.63	V
Analog Input voltage for SAR-ADC		SAR_A VDD33	٧
Digital input voltage for input buffer of GPIO		3.6	V
Digital output voltage for output buffer of GPIO		3.6	٧
Storage Temperature	Tstg	125	$^{\circ}$ C
Max Conjunction Temperature	Tj	125	°C

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

3.2 Recommended Operating Conditions

Table 3-2 PX3 SE recommended operating conditions

Parameters	Symbol	Min	Тур	Max	Units
Internal digital logic Power	AVDD,CVDD,	TBD	1.1	TBD	V
Max frequency of CPU				1200	GHz
Max frequency of GPU				400	MHz
Internal digital logic Power	USB_DVDD11,HD MI_DVDD1V1_1	0.99	1.1	1.21	٧

Parameters	Symbol	Min	Тур	Max	Units
Digital GPIO Power(3.3V)	VCCIO1,VCCIO2, VCCIO3,VCCIO4	2.97	3.3	3.63	V
DDR IO (DDRIII mode) Power	DDR_VDD	1.425	1.5	1.575	V
DDR IO (LVDDRIII mode) Power	DDR_VDD	1.28	1.35	1.45	V
PLL Analog Power	PLL_VCCIO	2.97	3.3	3.63	V
PLL Analog Power	A/DPLL_DVDD11, C/GPLL_DVDD11	0.99	1.1	1.21	V
SAR-ADC Analog Power	SAR_AVDD33	2.97	3.3	3.63	V
SAR-ADC external reference Power	VREF		SAR_A VDD33		
USB OTG/Host2.0 Analog Power(3.3V)	USB_AVDD33	2.97	3.3	3.63	V
USB OTG/Host2.0 external resistor	REXT	130.5	135	139.5	Ohm
Acodec Analog Power	CODEC_AVDD	2.97	3.3	3.63	V
HDMI Analog Power	HDMI_AVDD33	2.97	3.3	3.63	V
TV EncoderAnalog Power	ADDHV6	2.97	3.3	3.63	V
EFUSE programming voltage		N/A	2.5	N/A	V
PLL input clock frequency		N/A	24	N/A	MHz

Notes : ①Symbol name is same as the pin name in the io descriptions

3.3 DC Characteristics

Table 3-3 PX3 SE DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Units
	Input Low Voltage	Vil	-0.3	0	0.8	V
	Input High Voltage	Vih	2	3.3	3.6	V
	Output Low Voltage	Vol	N/A	0	0.4	V
	Output High Voltage	Voh	2.4	3.3	N/A	V
Digital	Threshold Point	Vt	1.21	1.42	1.64	V
GPIO @3.3V	Schmitt trig Low to High threshold point	Vt+	1.36	1.6	1.86	V
	Schmitt trig High to Low threshold point	Vt-	0.93	1.09	1.3	V
	Pullup Resistor	Rpu	33	41	62	Kohm
	Pulldown Resistor	Rpd	33	42	68	Kohm
	Input High Voltage	Vih_ddr	VREFi + 0.125 (i=0~2)	1.5	VDDIO_D DRi + 0.3 (i=0~6)	V
DDR IO	Input Low Voltage	Vil_ddr	-0.3	0	VREFi - 0.125 (i=0~2)	V
DDR IO @DDR3 mode	Output High Voltage	Voh_ddr	VDDIO_D DRi - 0.28 (i=0~6)	1.5	N/A	V
	Output Low Voltage	Vol_ddr	N/A	0	0.28	V
	Input termination resistance(ODT) to	Rtt	120 60 40	150 75 50	180 90 60	Ohm

	Parameters	Symbol	Min	Тур	Max	Units
	VDDIO_DDRi/2 (i=0~6)					
DDR IO @LPDDR2	Input High Voltage	Vih_ddr	0.7*VDDI O_DDRi (i=0~6)	1.2	N/A	V
mode	Input Low Voltage	Vil_ddr	N/A	0	0.3*VDDI O_DDRi (i=0~6)	V
	Output Voltage, Voh DD3	HDMI_AV DD33- 10mv	N/A	HDMI_AV DD33+10 mv	mV	
HDMI	single-ended high level output voltage, VH(when sink > 165Mhz)	Voh	HDMI_AV DD33- 200mv	N/A	HDMI_AV DD33+10 mv	mV
	single-ended low level output voltage, VL (when sink <= 165Mhz)	Vol	HDMI_AV DD33 - 600mv	N/A	HDMI_AV DD33- 400mv	mV
	single-ended low level output voltage, VL (when sink > 165Mhz)	Vol	HDMI_AV DD33- 700mv	N/A	HDMI_AV DD33- 400mv	mv
	single-ended output swing voltage, Vswing	Vswing	400	N/A	600	mV
	single-ended standby (off) output voltage,	Voff	HDMI_AV DD33 - 10mv	N/A	HDMI_AV DD33+10 mv	mv
	single-ended standby (off) output current	Ioff	-10	N/A	10	uA

3.4 Recommended Operating Frequency

Table 3-4 Recommended operating frequency for PLL and oscillator domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	3.3V , 25 ℃		24	24	24	
XIN Oscillator	3.6V , -40 ℃	XIN24M	24	24	24	MHz
	3.0V , 125 ℃		24	24	24	
	1.1V , 25 ℃		N/A	N/A	1050	
DDR PLL	1.21V , -40 ℃	ddr_pll_clk	N/A	N/A	1176	MHz
	0.99V , 125 ℃		N/A	N/A	950	
	1.1V , 25 ℃		N/A	N/A	1086	
ARM PLL	1.21V , -40 ℃	arm_pll_clk	N/A	N/A	1176	MHz
	0.99V , 125 ℃		N/A	N/A	850	
	1.1V , 25 ℃		N/A	N/A	880	
CODEC PLL	1.21V , -40 °C	cocec_pll_clk	N/A	N/A	1000	MHz
	0.99V , 125 ℃		N/A	N/A	770	
GENERAL PLL	1.1V , 25 ℃	general_pll_clk	N/A	N/A	900	MHz

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.21V , -40 ℃		N/A	N/A	940	
	0.99V , 125 ℃		N/A	N/A	780	

3.5 Electrical Characteristics for General IO

Table 3-5 PX3 SE Electrical Characteristics for Digital General IO

Pa	Parameters Sy		Test condition	Min	Тур	Max	Units
	Input leakage current	Il	Vin = 3.3V or 0V	-1	N/A	1	uA
	Tri-state output leakage current		Vout = 3.3V or 0V	-1	N/A	1	uA
Digital High level i	High level input	Iih	Vin = 3.3V, pulldown disabled	TBD	N/A	TBD	uA
GPIO @3.3V	current	1111	Vin = 3.3V, pulldown enabled	TBD	TBD	TBD	uA
	Low level input	Iil	Vin = 0V, pullup disabled	TBD	N/A	TBD	uA
	current	111	Vin = 0V, pullup enabled	TBD	TBD	TBD	uA

3.6 Electrical Characteristics for PLL

Table 3-6 PX3 SE Electrical Characteristics for PLL

	Parameters	1	Test condition	Min		Max	Units
	1	Symbol		MILL	Тур	Max	Units
	Input clock frequency	Fin	Fin = FREF @3.3V/1.1V①	1/10	24	800	MHz
	Comparison frequency VCO operating range Fvco		FREF = Fin/REFDIV @3.3V/1.1V	1	N/A	40	MHz
			Fvco = Fref * FBDIV① @3.3V/1.1V	400	N/A	1600	MHz
	Output clock frequency Fout Lock time② Tlt	Fout	Fout = Fvco/POSTDIV① @3.3V/1.1V	1	N/A	1600	MHz
		@ 3.3V/1.1V, FREF=24M,REFDIV=1	N/A	41.7	62.5	us	
PLL	VDDHV Power consumption ③ (normal mode)	mption ③ N/A al mode) cower mption N/A	Fvco = 1000MHz, @3.3V, 25 $^{\circ}$ C	N/A	1	1.2	mA
	VDD Power consumption (normal mode)		@3.3V/1.1V, 25 ℃	N/A	3	4	uW/MHz
	Power consumption (bypass mode)	N/A	BYPASS=HIGH , PD= LOW , Fin = 24MHz, Fout = 24MHz, @3.3V/1.1V, 25 $^{\circ}$ C	N/A	N/A	N/A	uW
	Power consumption (power-down mode)	N/A	PD=HIGH, @27 ℃	N/A	10	N/A	uA

Notes:

©: REFDIV is the input divider value; FBDIV is the feedback divider value; POSTDIV is the output divider value

@Lock Time is 1000cycles of input clocks in typ, and 1500cycles of input clocks in max.

@Current scale as (Fvco/1GHz)1.5

3.7 Electrical Characteristics for SAR-ADC

Table 3-7 PX3 SE Electrical Characteristics for SAR-ADC

Parameters	Symbol	Test condition	Min	Тур	Max	Units
ADC resolution			N/A	10	N/A	bits
Conversion speed	Fs		N/A	N/A	N/A	MSPS
Differential Non Linearity	DNL		N/A	N/A	N/A	LSB
Integral Nn Linearity	INL		N/A	N/A	N/A	LSB
Gain Error	Egain		N/A	N/A	N/A	%FS
Offset Error	Eoffset		N/A	N/A	N/A	%FS
Input Range	CH[2:0]	3-channel single-ended input	0.01* SAR_A VDD33	N/A	0.99* SAR_AVD D33	V
Input Resistance	RIN		N/A	N/A	N/A	Kom
Input Capacitance	CIN		N/A	1	N/A	pF
Sampling Clock			N/A	200	N/A	KHz
Main Clock Frequency	CLK		N/A	2.2	N/A	MHz
Data Latency			N/A	11	N/A	Clock Cycle
SNR plus Distortion(Up to 5th harmonic)	SINAD	Fin=10K Fin=99K	N/A	61.49 60.58	N/A	dB
Spurious-Free Dynamic Range	SFDR	Fin=10K Fin=99K	N/A	66.29 67.14	N/A	dB
Second-Harmonic Distortion	2HD	Fin=10K Fin=99K	N/A	-72.64 -69.94	N/A	dB
Third-Harmonic Distortion	3HD	Fin=10K Fin=99K	N/A	-74.79 -68.85	N/A	dB
Effective Number of Bits	ENOB	Fin=10K Fin=99K	N/A	9.92 9.77	N/A	Bits
Positive Reference	VREF			SARAD C_AVD D33		V
Analog Supply Current(SARADC_V DDA)			N/A	N/A	200	uA
Digital Supply Current			N/A	N/A	50	uA
Reference Supply Current			N/A	N/A	50	uA
Power Down Current			N/A	N/A	N/A	uA
Power up time			N/A	N/A	N/A	1/Fs

3.8 Electrical Characteristics for USB OTG/Host2.0 Interface

Table 3-8 PX3 SE Electrical Characteristics for USB OTG/Host2.0 Interface

Parame	ters	Test condition	Min	Тур	Max	Units
HS transmit,(quiescent	Current From USB_AVDD33		N/A	N/A	0.1	mA
supply current; Vin=0 or 1)	Current From USB_DVDD11		N/A	N/A	20	mA
Classic mode active(quiescent	Current From USB_AVDD33		N/A	N/A	0.5	mA
supply current; Vin=0 or 1)	Current From USB_DVDD11		N/A	N/A	0.5	mA
HS mode(CL=10pF)	Current From USB_AVDD33		N/A	0.1	N/A	mA
Active supply current	Current From USB_DVDD11	USB_AVDD33 =	N/A	2.22	N/A	mA
FS transmit,(CL=50pF)	Current From USB_AVDD33	3.3V USB_DVDD12 = 1.1V	N/A	10	30	mA
Active supply current	Current From USB_DVDD11	1.1V	N/A	5	10	mA
LS transmit(CL=50 to 350pF)	transmit(CL=50 Current From		N/A	2	25	mA
Active supply current	Current From USB_DVDD11		N/A	2	5	mA
Cuanand made	Current From USB_AVDD33		N/A	N/A	50	uA
Suspend mode	Current From USB_DVDD11		N/A	N/A	5	uA

3.9 Electrical Characteristics for HDMI

Table 3-9 PX3 SE Electrical Characteristics for HDMI

Parameters	Symbol	Test condition	Min	Тур	Max	Units
rise time/fall time(20%- 80%)	Tfall/Trise		75	N/A	0.4Tbit	ps
overshoot, max			d	5% of fifferentude(Vs)		ps
undershoot, max			d	5% of fifferentude(Vs)		ps
Intra-pair skew at transmitter connector, max			N/A	N/A	0.15 Tbit	ps
inter-pair skew at transmitter connector, max			N/A	N/A	0.2 Tpixel	ps
TMDS Differential clock jitter, max			N/A	N/A	0.25 Tbit	ps
clock duty cycle			40%	N/A	60%	

3.10 Electrical Characteristics for DDR IO

Table 3-10 PX3 SE Electrical Characteristics for DDR IO

Pai	rameters	Symbol	Test condition	Min	Тур	Max	Units
DDR IO	DDR IO power standby current, ODT OFF		@ 1.5V , 125℃	N/A	N/A	N/A	uA
@DDR3 mode	Input leakage current, SSTL mode, unterminated		@ 1.5V , 125℃	N/A	N/A	N/A	uA
DDR IO @DDR3L	Input leakage current		@ 1.35V , 125℃	N/A	N/A	N/A	uA
mode	DDR IO power quiescent current		@ 1.35V , 125℃	N/A	N/A	N/A	uA

3.11 Electrical Characteristics for eFuse

Table 3-11 PX3 SE Electrical Characteristics for eFuse

	Parameters	Symbol	Test condition	Min	Тур	Max	Units		
Active mode	read current	Iactive	STROBE high	N/A	2.53	N/A	mA		
standby mode	standby current	Istandby		N/A	0.4	N/A	uA		
power-down mode	power-down current	Ipd_vdd		N/A	N/A	N/A	uA		
Peak program current	Peak program current	Iprog		N/A	20.8	N/A	mA		

3.12 Electrical Characteristics for TV Encoder

Table 3-12 PX3 SE Electrical Characteristics for TV Encoder

Parameters	Symbol	Test condition	Min	Тур	Max	Units
Bandgap Voltage	Vbg		N/A	1.21	N/A	V
Reference Resistor		E96 series	N/A	1130	N/A	ohm
Reference Current			N/A	1.07	N/A	mA
Output Full Scale Current		Programmable through dacXgc50 word (external load of 37.50hm) Refer to Operating Modes for details	N/A	N/A	34	mA
Resistive Load			N/A	37.5	N/A	Ohm
Offset Error			N/A	+/-1	N/A	%FS
Gain Error(DAC to DAC matching)			N/A	+/-2	N/A	%FS
Absolute Gain Error			N/A	+/-4	N/A	%FS
DNL		Ifs=34mA	N/A	+/-0.5	N/A	LSB
INL		Ifs=34mA	N/A	+/-1.0	N/A	LSB
Update Rate			1	N/A	300	MHz
Startup Time		From Complete shut- down to normal operation	N/A	3	4	Us
Cable sensing Cycle time		Details on Cable Sensing Cycle Timing Diagram	N/A	4.5	N/A	Clk cycles
SFDR	SFDR	Fout=5MHz, Ifs=34mA, RL=37.5ohm,	N/A	58	N/A	dBc

Parameters	Symbol	Test condition	Min	Тур	Max	Units
		Fs=300MHz				
		Fout=1MHz, Ifs=34mA, RL=37.5ohm, Fs=300MHz	N/A	61	N/A	dBc
SINAD	SINAD	Fout=5MHz, Ifs=34mA, RL=37.5ohm, Fs=300MHz	N/A	54	N/A	dBc
SINAD	SINAD	Fout=1MHz, Ifs=34mA, RL=37.5ohm, Fs=300MHz	N/A	57	N/A	dBc
High Voltage Analog Current(avddhv6.0)		Ifs=34mA	N/A	51	N/A	mA
Digital Current(dvdd)		Fs=300MHz	N/A	0.7	N/A	mA
Power down current		High Voltage Analog supply and digital supply	N/A	60	N/A	uA

Chapter 4 Hardware Guideline

4.1 Reference design for PX3 SE oscillator PCB connection

PX3 SE only use one oscillator, and its typical clock frequency is 24MHz. The oscillator will provide input clock to four on-chip PLLs.

External reference circuit for oscillators with 24MHz input

In the following diagram ,Rf is used to bias the inverter in the high gain region. The recommend value is 1Mohm.

Rd is used to increase stability, low power consumption, suppress the gain in high frequency region and also reduce -Rd of the oscillator. Thus, proper Rd cannot be too large to cease the loop oscillating.

C1 and C2 are deciding regard to the crystal or resonator CL specification.

the value for Rf,Rd,C1,C2 must be adjusted a little to improve performance of oscillator based on real crystal model .

In PX3 SE, the crystal oscillator I/O cells have embedded internal resistor, so we need not add feedback resistor (Rf) as above description.




Fig.4-1 External Reference Circuit for 24MHzOscillators

4.2 Reference design for PLL PCB connection

The following reference design is suitable for PLL in PX3 SE.

For optimal jitter performance it is suggested to place external decoupling capacitors n the boardbetween VDDHV-VSS(PLL_VSS1) and

VDDPOST-VSS(PLL_VSS2) . VDDREF is typically connected to the global chipsupply and does not require dedicated decoupling.

It is recommended to use at least one large capacitor (e.g. 4.7uF) capacitor for each separate supply. Additionally, a 100nF and 10nF capacitor may be placed in parallel since the lead inductance of the 4.7uF capacitor may be large.

Capacitors with minimal lead inductance should be selected. Ceramic type capacitors work well. Thecapacitors should be placed as close to the package pins as possible. No series impedance shouldbe added anywhere on the board, and impedance to the voltage source should be minimized.

4.3 Reference design for USB OTG/Host2.0 connection

In PX3 SE there are USB OTG and USB Host2.0 interface, and they share a common PHY.

Decouple Capacitance

We should include decoupling and bypass capacitors at each power pin in the layout. These are shown schematically in Figure 1-9. Place these components as closely as possible to the

power pins.

Differential Lines

The differential lines should be routed together, minimizing the number of vias through which the signal lines are routed. Layout the differential pairs with controlled impedance of 90 ohm differential.




Fig.4-2 PX3 SE USB OTG/Host2.0 differential lines requirement.

If high-speed signals are routed on the Top layer, best results will be obtained if the Layer 2 is a Ground plane. Furthermore, there must have only one ground plane under high-speed signals in order to avoid the high-speed signals to cross another ground plane.




Fig.4-3 PX3 SE USB OTG/Host2.0 ground plane guide.

Component Placement

It is very important to not create stubs on the high-speed lines, to avoid that, the placement of component should be the closed as possible from D+ and D- lines, like shown in the following figure.




Fig.4-4 PX3 SE USB OTG/Host2.0 component placement.

4.4 Reference design for HDMI Tx PHY connection

In PX3 SE, the following diagram shows external PCB reference design for HDMI Tx PHY.It mainly introduces how to connect the TMDS channel, DDC channel, CEC channel and HPD signal of PX3 SE HDMI Transmitter to the HDMI port type A.

TMDS channel




Fig.4-5 PX3 SE HDMI interface reference connection

DDC channel

PX3 SE can accept DDC_sda/DDC_scl 5V voltage input, it's no need to add additional Transmitter to transfer the DDC_sda/DDC_scl from 5V to 3.3V outside the chip.

CEC channel

PX3 SE can accept CEC 5V voltage input, it's no need to add additional Transmitter to transfer the CEC from 5V to 3.3V outside the chip.

HPD




Fig.4-6 PX3 SE HDMI CEC interface reference connection

ESD

If ESD suppression devices or common mode chokes are used, place them near the HDMI connector.

TX3N TX3P TX0N TX0P	GND	1 2 3 4 5	IN1 IN2 GND IN3 IN4	NC GND NC NC	10 9 8 7 6	TX3N TX3P TX0N TX0P	GND
			RCLA U11	MP052	4P		
TX1N TX1P TX2N TX2P	GND	1 2 3 4 5	IN1 IN2 GND IN3 IN4	NC NC GND NC NC	10 9 8 7 6	TX1N TX1P TX2N TX2P	GND

Fig.4-7 PX3 SE HDMI ESD interface reference connection

4.5 Reference design for Audio Codec connection

In PX3 SE, the following diagram shows external PCB reference design for Audio Codec.




Fig.4-8 PX3 SE Audio Codec interface reference connection

As above diagram shows, the MICL and MICR are each connected with a MIC through a 1uf

CAP, the LINEL and LINER have the same function as the MICL and MICR. The R1 and C3 are formed a filter for the MIC, and the R2, C4 have same function. The VREF_MIC is used for bias the MIC through a resistor. The resistor value should be changed according the MIC. The AVDD should be supplied by 3.3V. The CAP connected with AVDD should be placed as close as possible

The VCM is connected with GND through a 4.7Uf CAP. The CAP should be placed as close as possible. The VOUTL and VOUTR could be connected with a speaker or an earphone. When connecting with a speaker, they could connect it directly. When connecting with an earphone, they should connect it through a 100uF CAP. The J19 and J20 are dip-switches, and you could select a speaker or an earphone as the output.

4.6 PX3 SE Power on reset descriptions

NPOR is hardware reset signal from out-chip, which is filtered glitch to obtain signal sysrstn. To make PLLs work normally, the PLL reset signal (pllrstn) must maintain high for more than 1us, and PLLs start to lock when pllrstndeassert, andthe PLL max lock time is 1500 PLL REFCLK cycles. And then the system will wait about 138us, and then deactive reset signal chiprstn. The signal chiprstn is used to generate output clocks in CRU. After CRU start output clocks, the system waits again for 512cycles (21.3us) to deactive signal rstn_pre, which is used to generate power on reset of all IP.




Fig.4-9 PX3 SE reset signals sequence

Chapter 5 Thermal Management

5.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature of PX3 SE has to be below $125\square$.

5.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on PX3 SE. The resulting simulation data for reference only, please prevail in kind test.

Table 5-1 PX3 SE Thermal Resistance Characteristics

Package (EHS-FCBGA)	Power(W)	$\theta_{JA}(\mathcal{C}/W)$	$\theta_{JB}(\mathcal{C}/W)$	$\theta_{JC}(\mathcal{C}/W)$
PX3 SE	4.5	20.23	9.6	11.6

Note: The testing PCB is based on 4 layers, 90x90 mm, 1 mm Thickness, ambient temperature is 25 $\ensuremath{\mathcal{C}}$

,