



Emerging I/F IP Design

SerDes Design and Simulation

Chun-Zhang Chen, Ph.D.

June 28 - July 2, 2021





Serial and Parallel Communication

Components of SerDes



Modeling of SerDes



Implementation of SerDes







Discussion




Shift Registers:

- PIPO, PISO, SISO, SIPO




SISO


Serial In Serial Out




Left to Right




Right to Left




Rotate Left




Rotate Right




SISO - Serial IN Serial OUT Shift Register




PIPO




PIPO-Parallel-IN Parallel-OUT shift register




SIPO




SIPO-Serial IN Parallel OUT shift register



PISO




PISO-Parallel IN Serial OUT shift register




SerDes used in between ASICs

- PISO
- SIPO



Topics



Serial and Parallel Communication

Components of SerDes



Modeling of SerDes



Implementation of SerDes




Discussion



112-Gbps ADC/DSP Long-Reach SerDes PHY

● RAMBUS



SerDes System





Figure 1. A general SerDes system

- PLL, TX, F




SerDes and PLL

- PLL
 - Reference, Phase comparator/detector (PD),
Voltage Controlled Oscillator (VCO), Loop Filter;
 - frequency, jitter
- TX
- RX

Key Components in SerDes – TX, RX

- TX: Serial signal, Buffer, 8B/10B Encode/Scrambler, Serializer, Equalizer, Differential Driver
- RX: Receiver, EQ, CDR, De-serializer, 8B/10B Decode/De-scrambler, Elastic, FIFO



Topics



Serial and Parallel Communication

Components of SerDes



Modeling of SerDes



Implementation of SerDes




Discussion






SerDes IP (1/2)

- Traditional MR and LR SerDes
 - PCIe, Ethernet
 - **NRZ** modulation (up to 32Gb/s)
- New XSR/USR
 - 50Gb/s – 100Gb/s
 - D2D (die-to-die) application [D2OE]
 - **PAM** (pulse amplitude modulation)





- Traditional MR and LR SerDes
 - PCIe, Ethernet
 - **NRZ** modulation (up to 32Gb/s)
- New XSR/USR
 - 50Gb/s – 100Gb/s
 - D2D (die-to-die) application [D2OE]
 - **PAM** (pulse amplitude modulation)



NZR (PAM2) and PAM4

- Non-Return-to-Zero (NRZ), also called Pulse Amplitude Modulation 2-level



NZR (PAM2) and PAM4


- NZR: 10, 16, 32Gbps
 - Process: 0.18um, 65, ... 28nm
- PAM4: 56, 112, 224Gbps
 - Process: 16, 7, 5nm
- SNR, BER

PAM4 and Interconnect Reaches


- NRZ, PAM2
- PAM4
- PAM-X

Standards using PAM4 Coding

- Total data rate | Media | Number of lanes
- 10G ... 400G | Cu cable/ Backplane/ Optical | 2,4,8,10




- Digital RX FIR Equalization




CTLE Parameter Tuning

Passive CTLE



Active CTLE



● Verilog-AMS, Implementation of DFE

```
//Verilog-AMS HDL for "ece546", "dfe_sampler" "verilogams"

`include "constants.vams"
`include "disciplines.vams"

module dfe_sampler (in, inbar, out, outbar, Dout, clk, rst);
input in, inbar, clk, rst;
output reg Dout;
output out, outbar;
electrical in, inbar, out, outbar;
logic clk, rst;

parameter real tap1 = 0;
parameter real tap2 = 0;
parameter real tap3 = 0;
parameter real tap4 = 0;
parameter real tap5 = 0;

reg[4:0] data_history;


analog begin
    V(out) <+ slew(V(in)+tap1*(2*data_history[0]-1)+tap2*(2*data_history[1]-1)+tap3*(2*data_history[2]-1)+tap4*
(2*data_history[3]-1)+tap5*(2*data_history[4]-1),le11, le11);
    V(outbar) <+ slew(V(inbar)-tap1*(2*data_history[0]-1)-tap2*(2*data_history[1]-1)-tap3*(2*data_history[2]-1)-tap4*
(2*data_history[3]-1)-tap5*(2*data_history[4]-1),le11, le11);
end

always@(posedge(clk), rst) begin


    if(rst) begin
        data_history <= 5'b00000;
        Dout <= 1'b0;
    end
    else begin
        if(V(out) - V(outbar) > 0.2)
            Dout <= 1'b1;
        else if (V(out) - V(outbar) < -0.2)
            Dout <= 1'b0;
        data_history[4:0] = {data_history[3:0],Dout};
    end
end

endmodule
```

- A typical signal flow diagram for a 4-tap FFE



- a) The role of a CDR circuit in retiming data
- b) an example of CDR implementation



ADC-Based SerDes

- Intel 10nm FinFET, 112 Gbps, PAM4 ADC SerDes
- RX: LN-AFE, TI-ADC
- CDR, 7 GHz DCO
- Long reach, -35 dB Nyquist channels, FEC/EBR 1e-6

Topics



Serial and Parallel Communication

Components of SerDes



Modeling of SerDes



Implementation of SerDes




Discussion



PCS of PHY, a shared IP


- PCS (TX, RX) Sublayer

● SerDes PHY Configuration




56G SerDes PHY Subsystem Example

● 56G SerDes PHY Subsystem Example




Ethernet SerDes



SerDes Designs

- Snowbush
- Alphaware 224Gbps
- CDNS, 112Gbps (w/ DFE, DSP)

DDR4/LPDDR4 Controller and PHY



Topics



Serial and Parallel Communication

Components of SerDes



Modeling of SerDes



Implementation of SerDes



Discussion

