


Data Sheet	January 2002	


22A, 100V, 0.064 Ohm, N-Channel, Power MOSFET

Packaging

JEDEC TO-220AB



Symbol



Features

- Ultra Low On-Resistance
 - $r_{DS(ON)} = 0.064\Omega$, $V_{GS} = 10V$
- Simulation Models
 - Temperature Compensated PSPICE™ and SABER[©] Electrical Models
 - Spice and SABER[©] Thermal Impedance Models
 - www.fairchildsemi.com
- · Peak Current vs Pulse Width Curve
- · UIS Rating Curve

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF530N	TO-220AB	IRF530N

Absolute Maximum Ratings T_C = 25°C, Unless Otherwise Specified IRF530N UNITS 100 100 Gate to Source VoltageV_{GS} ±20 **Drain Current** 22 Α 15 Figure 4 Pulsed Avalanche RatingUIS Figures 6, 14, 15 85 W 0.57 W/°C οС -55 to 175 Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s......T_I 300 °C 260 °C NOTES:

1. $T_{.J} = 25^{\circ}C$ to $150^{\circ}C$.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IRF530N

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified


PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS				'			
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250\mu A$, $V_{GS} = 0V$ (Figure 11)		100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 95V, V _{GS} = 0V		-	-	1	μΑ
		$V_{DS} = 90V, V_{GS} = 0V, T_{C} = 150^{\circ}C$		-	-	250	μΑ
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
ON STATE SPECIFICATIONS				· ·	1		
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250$	μΑ (Figure 10)	2	-	4	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 22A, V _{GS} = 10V	(Figure 9)	-	0.054	0.064	Ω
THERMAL SPECIFICATIONS					1		
Thermal Resistance Junction to Case	$R_{\theta JC}$	TO-220	-	-	1.76	°C/W	
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	-	62	°C/W	
SWITCHING SPECIFICATIONS (V _{GS}	= 10V)						
Turn-On Time	t _{ON}	V _{DD} = 50V, I _D = 22A	-	-	75	ns	
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 10V$, $R_{GS} = 13\Omega$	-	7.9	-	ns	
Rise Time	t _r	(Figures 18, 19)	-	42	-	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	47	-	ns	
Fall Time	t _f		-	39	-	ns	
Turn-Off Time	tOFF	1		-	-	130	ns
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 20V	$V_{DD} = 50V$,	-	43	52	nC
Gate Charge at 10V	Q _{g(10)}	$V_{GS} = 0V \text{ to } 10V$ $V_{GS} = 0V \text{ to } 2V$ $I_{D} = 22A,$ $I_{g(REF)} = 1.0\text{mA}$ (Figures 13, 16, 17)		-	23	28	nC
Threshold Gate Charge	Q _{g(TH)}			-	1.7	2	nC
Gate to Source Gate Charge	Q _{gs}			-	3.5	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	8.7	-	nC
CAPACITANCE SPECIFICATIONS		<u>'</u>			1		1
Input Capacitance	C _{ISS}	$V_{DS} = 25V, V_{GS} = 0V,$		-	790	-	pF
Output Capacitance	C _{OSS}	f = 1MHz (Figure 12)	-	215	-	pF	
Reverse Transfer Capacitance	C _{RSS}	(Figure 12)	-	70	-	pF	
		1					

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 22A	-	-	1.25	V
		I _{SD} = 11A	-	-	1.00	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 22A$, $dI_{SD}/dt = 100A/\mu s$	-	-	100	ns
Reverse Recovered Charge	Q _{RR}	$I_{SD} = 22A$, $dI_{SD}/dt = 100A/\mu s$	-	-	313	nC

©2002 Fairchild Semiconductor Corporation

Typical Performance Curves



25 (¥) 20 V_{GS} = 10V V_{GS} = 10V V_{GS} = 10V 10 0 25 50 75 100 125 150 175 T_C, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE



NOTE: Refer to Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. SATURATION CHARACTERISTICS





FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

©2002 Fairchild Semiconductor Corporation

Typical Performance Curves (Continued)







FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. SWITCHING TIME WAVEFORM

PSPICE Electrical Model

.SUBCKT IRF530N 2 1 3 : rev 15 July 2001

CA 12 8 1.27e-9 CB 15 14 1.27e-9 CIN 687.20e-10

DBODY 7 5 DBODYMOD LDRAIN DBREAK 5 11 DBREAKMOD **DPLCAP** 5 DRAIN **DPLCAP 10 5 DPLCAPMOD** 10 **RLDRAIN** ₹RSLC1 EBREAK 11 7 17 18 117.8 DBREAK T EDS 14 8 5 8 1 51 RSLC2 EGS 13 8 6 8 1 ESG 6 10 6 8 1 **ESLC** 11 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1 . 50 17 18 DBODY **RDRAIN** <u>6</u> 8 **EBREAK ESG** IT 8 17 1 **EVTHRES** 16 21 19 8 **MWEAK** LDRAIN 2 5 1.0e-9 LGATE **EVTEME** LGATE 1 9 5.53e-9 **GATE** RGATE 11= LSOURCE 3 7 4.35e-9 MMFD 22 20 MSTRO RLGATE MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD LSOURCE CIN SOURCE MWEAK 16 21 8 8 MWEAKMOD 8 3 **RSOURCE** RBREAK 17 18 RBREAKMOD 1 RLSOURCE RDRAIN 50 16 RDRAINMOD 2.70e-2 S1A RGATE 9 20 2.50 **RBREAK** RLDRAIN 2 5 10 12 r 13 8 14 13 15 17 18 **RLGATE 1 9 55.3 RLSOURCE 3 7 43.5** S1B o SZB RVTFMP RSLC1 5 51 RSLCMOD 1e-6 13 СВ RSLC2 5 50 1e3 19 CA IT RSOURCE 8 7 RSOURCEMOD 1.77e-2 14 RVTHRES 22 8 RVTHRESMOD 1 **VBAT EGS EDS RVTEMP 18 19 RVTEMPMOD 1** 8 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD **RVTHRES** S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

.ENDS

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*43.5),3.5))}

```
.MODEL DBODYMOD D (IS = 6.0e-13 RS = 6.2e-3 XTI = 5.5 TRS1 = 2.1e-3 TRS2 = 2.0e-6 CJO = 8.50e-10 TT = 6.30e-8 M = 0.54)
.MODEL DBREAKMOD D (RS = 5.6e-1 TRS1 = 8e-4 TRS2 = 3e-6)
MODEL DPLCAPMOD D (CJO = 9.29e-10 IS = 1e-30 M = 0.79)
MODEL MMEDMOD NMOS (VTO = 3.21 KP = 5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 2.50)
.MODEL MSTROMOD NMOS (VTO = 3.60 KP = 37 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
MODEL MWEAKMOD NMOS (VTO = 2.77 KP = 0.09 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 25.0 )
MODEL RBREAKMOD RES (TC1 =1.05e-3 TC2 = -5e-7)
.MODEL RDRAINMOD RES (TC1 = 1.20e-2 TC2 = 3.00e-5)
.MODEL RSLCMOD RES (TC1 = 3.20e-3 TC2 = 3.00e-6)
.MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 1e-6)
.MODEL RVTHRESMOD RES (TC1 = -2.20e-3 TC2 = -9.00e-6)
.MODEL RVTEMPMOD RES (TC1 = -2.40e-3 TC2 = 1.80e-6)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.2 VOFF= -3.1)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.1 VOFF= -6.2)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.0 VOFF= 0.5)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -1.0)
```

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options: IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model

```
REV 15 July 2001
template IRF530N n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 6.00e-13, cjo = 8.50e-10, tt = 6.30e-8, xti = 5.5, m = 0.54)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 9.29e-10, is = 1e-30, m = 0.79)
m..model mmedmod = (type=_n, vto = 3.21, kp = 5, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 3.60, kp = 37, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 2.77, kp = 0.09, is = 1e-30, tox = 1)
                                                                                                                                LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.2, voff = -3.1)
                                                                                  DPLCAP
                                                                                            5
                                                                                                                                           DRAIN
sw vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -3.1, voff = -6.2)
                                                                              10
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -1.0, voff = 0.5)
                                                                                                                               RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.0)
                                                                                               RSLC1
                                                                                                           RDBREAK
c.ca n12 n8 = 1.27e-9
                                                                                RSLC2 €
                                                                                                                    72
c.cb n15 n14 = 1.27e-9
                                                                                                                                RDBODY
                                                                                                ISCL
c.cin n6 n8 = 7.20e-10
                                                                                                            DBREAK 3
d.dbody n7 n71 = model=dbodymod
                                                                                               RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                            6 8
                                                                      ESG
                                                                                                                     11
d.dplcap n10 n5 = model=dplcapmod
                                                                                  EVTHRES
                                                                                                  16
                                                                                              21
                                                                                     19
8
                                                                                                              MWEAK
i.it n8 n17 = 1
                                                   LGATE
                                                                    EVTEMP
                                                                                                                               DBODY
                                                            RGATE
                                          GATE
                                                                               6
                                                                                                               EBREAK
I.ldrain n2 n5 = 1e-9
                                                                                                    MMED
                                                           9
                                                                   20
1.1gate n1 n9 = 5.53e-9
                                                                                             1MSTR
                                                  RLGATE
I.Isource n3 n7 = 4.35e-9
                                                                                                                               LSOURCE
                                                                                        CIN
                                                                                                                                          SOURCE
                                                                                                  8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                              RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                              RLSOURCE
res.rbreak n17 n18 = 1, tc1 = 1.05e-3, tc2 = -5.0e-7
                                                                                                                  RBREAK
                                                                         13
8
res.rdbody n71 n5 = 6.2e-3, tc1 = 2.10e-3, tc2 = 2.0e-6
                                                                                                              17
res.rdbreak n72 n5 = 5.6e-1. tc1 = 8.0e-4. tc2 = 3.0e-6
res.rdrain n50 n16 = 2.70e-2, tc1 = 1.20e-2, tc2 = 3.00e-5
                                                                                o SŽB
                                                                                                                             RVTEMP
                                                                     S<sub>1</sub>B
res.rgate n9 n20 = 2.50
                                                                                        CB
                                                              CA
res.rldrain n2 n5 = 10
                                                                                                            ΙT
                                                                                              14
res.rlgate n1 n9 = 55.3
                                                                                                                               VBAT
res.rlsource n3 n7 = 43.5
                                                                        EGS
                                                                                     EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 3.2e-3, tc2 = 3.0e-6
                                                                                                          8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.77e-2, tc1 = 1e-3, tc2 = 1e-6
                                                                                                                  RVTHRES
res.rvtemp n18 n19 = 1. tc1 = -2.4e-3. tc2 = 1.8e-6
res.rvthres n22 n8 = 1, tc1 = -2.2e-3, tc2 = -9.0e-6
spe.ebreak n11 n7 n17 n18 = 117.8
\frac{1}{100} spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/43.5))**3.5))
```

SPICE Thermal Model

REV 15 July 2001


IRF530N

CTHERM1 th 6 1.40e-3 CTHERM2 6 5 5.55e-3 CTHERM3 5 4 5.65e-3 CTHERM4 4 3 6.10e-3 CTHERM5 3 2 9.80e-3 CTHERM6 2 tl 7.70e-2 RTHERM1 th 6 1.10e-2 RTHERM2 6 5 5.80e-2 RTHERM3 5 4 1.35e-1 RTHERM4 4 3 3.60e-1 RTHERM5 3 2 4.13e-1 RTHERM6 2 tl 4.30e-1

SABER Thermal Model

SABER thermal model IRF530N

```
template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6=1.40e\text{-}3 ctherm.ctherm2 6.5=5.55e\text{-}3 ctherm.ctherm3 5.65e\text{-}3 ctherm.ctherm4 4.3=6.10e\text{-}3 ctherm.ctherm5 3.2=9.80e\text{-}3 ctherm.ctherm5 3.2=9.80e\text{-}3 ctherm.ctherm6 2.11=7.70e\text{-}2 rtherm.rtherm1 th 6=1.10e\text{-}2 rtherm.rtherm2 6.5=5.80e\text{-}2 rtherm.rtherm3 5.4=1.35e\text{-}1 rtherm.rtherm4 4.3=3.60e\text{-}1 rtherm.rtherm5 3.2=4.13e\text{-}1 rtherm.rtherm6 2.11=4.30e\text{-}1
```



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM} EnSigna™ MicroFET™ TruTranslation™ QT Optoelectronics™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.