SOC LAB#4-1 Report

Group no: 4

Members:

M11107410 羅善寬

M11107004 曹榮恩

M11107409 陳昱碩

1. Prepare firmware code & RTL:

- 1.1 Generate data in header file fir.h:
- ➤ Define taps parameters and inputsignal as lab3 in header file.

```
#ifndef __FIR_H__

#define __FIR_H__

#define N 11

int taps[N] = {0,-10,-9,23,56,63,56,23,-9,-10,0};

int inputbuffer[N];

int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};

int outputsignal[N];

#endif
```

- 1.2 C code fir.c:
- > Implement FIR function in c code.

- 1.3 Firmware management in main(): (Already designed)
- In testbench/counter_la_fir.c, parameter reg_mprj_xfer will be initially to 1, and will not start fir until the external signal is given to 0.

```
// I/O 6 is configured for the UART Tx line
    reg_mprj_io_31 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_30 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_29 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_28 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg mprj io 27 = GPIO MODE MGMT STD OUTPUT;
    reg_mprj_io_26 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_25 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_24 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_23 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_22 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_21 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_20 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_19 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_18 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_17 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_16 = GPIO_MODE_MGMT_STD_OUTPUT;
    reg_mprj_io_15 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_14 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_13 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_12 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_11 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_10 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_9 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_8 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_7 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_5 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_4 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_3 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_2 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_1 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_0 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_6 = GPIO_MODE_MGMT_STD_OUTPUT;
// reg_uart_clkdiv = 625;
reg_uart_enable = 1;
reg_mprj_xfer = 1;
while (reg_mprj_xfer = 1);
```

- 1.4 Linker for address arrangement: (Already designed)
- ➤ In firmware/section.ids, mpjram is our bram, it's original address is at 0x38000000, and it's size is 4 KB.

```
MEMORY {
    vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
    dff : ORIGIN = 0x00000000, LENGTH = 0x000000400
    dff2 : ORIGIN = 0x00000400, LENGTH = 0x00000200
    flash : ORIGIN = 0x10000000, LENGTH = 0x01000000
    mprj : ORIGIN = 0x30000000, LENGTH = 0x00100000
    mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000
    hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
    csr : ORIGIN = 0xf0000000, LENGTH = 0x000100000
```

- 1.5 Design BRAM in user_project
- > Estimated the required size of RAM

```
module bram(
   WE0.
   ENØ,
   Di0,
   Do0,
   AØ
   input
   input wire [3:0] WEO;
   input
           wire
                          EN0;
          wire
                  [31:0] Di0;
   input
                  [31:0] Do0;
   output reg
                  [31:0] A0;
   input
          wire
   parameter N = 10;
   reg [31:0] RAM[0:2**N-1];
   always @(posedge CLK)
       if(EN0) begin
          Do0 <= RAM[A0[N-1:0]];
           if(WE0[0]) RAM[A0[N-1:0]][7:0] <= Di0[7:0];</pre>
           if(WE0[1]) RAM[A0[N-1:0]][15:8] <= Di0[15:8];</pre>
           if(WE0[2]) RAM[A0[N-1:0]][23:16] <= Di0[23:16];</pre>
           if(WE0[3]) RAM[A0[N-1:0]][31:24] <= Di0[31:24];</pre>
       end
       else
           Do0 <= 32'b0;
endmodule
```

1.6 Design the controller connected with wishbone bus and ack response need to after Delay (10 delays)

```
nodule user_proj_example #(
  parameter BITS = 32,
  parameter DELAYS=10
ifdef USE POWER PINS
  inout vccd1,  // User area 1 1.8V supply
inout vssd1,  // User area 1 digital ground
   input wb_clk_i,
   input wb_rst_i,
   input wbs_stb_i,
  input wbs_cyc_i,
   input wbs_we_i,
   input [3:0] wbs sel i,
   input [31:0] wbs_dat_i,
   input [31:0] wbs_adr_i,
   output wbs_ack_o,
  output [31:0] wbs_dat_o,
  input [127:0] la data in,
   output [127:0] la_data_out,
   input [127:0] la_oenb,
   input [`MPRJ IO PADS-1:0] io in,
   output [`MPRJ IO PADS-1:0] io out,
   output [`MPRJ_IO_PADS-1:0] io_oeb,
   output [2:0] irq
```

```
wire clk;
wire rst;
// Assuming LA probes [65:64] are for controlling the count clk & reset
//assign clk = (~la_oenb[64]) ? la_data_in[64]: wb_clk_i;
//assign rst = (~la_oenb[65]) ? la_data_in[65]: wb_rst_i;

assign clk = wb_clk_i;
assign rst = wb_rst_i;
```

```
wire request;
assign request = wbs_stb_i & wbs_cyc_i & (decoded ==2'd2);

// inputs to ram
wire [31:0] ram_address;
wire [31:0] ram_data;
wire [3:0] ram_wren;
wire ram_en;

// select data to on-chip ram only when request = '1'
// otherwise wren will be '0', so that no data will be
// written into onchip ram by mistake.
assign ram_address = (request == 1'b1)? wbs_adr_i:31'b0;
assign ram_data = (request == 1'b1)? wbs_dat_i:32'b0;
assign ram_wren = (request == 1'b1)? (wbs_sel_i & {4{wbs_we_i}}):4'b0;
assign ram_en = (request == 1'b1)? 1'b1:1'b0;

reg wbs_ack_o;
reg [3:0] delay_count;
```

```
cbram user_bram (
.CLK(clk),
.WE0(ram_wren),
.EN0(ram_en),
.Di0(wbs_dat_i),
.Do0(wbs_dat_o),
.A0(wbs_adr_i)
);
```

```
always @ (posedge clk) begin
   if (rst) begin
        wbs_ack_o <= 0;
        delay_count <= 0;</pre>
    else if(request == 1'b1) begin
        if(delay_count == DELAYS) begin
            delay_count <= 0;</pre>
            wbs_ack_o <= 1;
        else begin
            delay_count <= delay_count + 1;</pre>
            wbs_ack_o <= 0;
        end
    else begin
        //delay_count <= 0;</pre>
        wbs_ack_o <= 0;
end
endmodule
```

```
wire clk;
wire rst;
assign clk = wb clk i;
assign rst = wb_rst_i;
reg wbs ack o;
reg [3:0] cont;
wire wb_clk_i;
wire [ MPRJ IO PADS-1:0] io in;
wire [`MPRJ IO PADS-1:0] io out;
wire [`MPRJ_IO_PADS-1:0] io_oeb;
always@(posedge clk)begin
    if (rst) begin
    wbs_ack_o <= 0;
    cont <= 0;
    else if (wbs_cyc_i & wbs_stb_i)begin
        if (cont == DELAYS) begin
            wbs_ack_o <= 1;
            cont <= 0;
        end
        else begin
            cont <= cont + 1;</pre>
            wbs_ack_o <= 0;
        end
        wbs_ack_o <= 0;
    end
```

2. Compilation

2.1 Run clean

```
1 rm -rf ./gdb.debug ./gdbwave.debug
2 rm -f *.vcd *.hex
3 rm -f *.s *.o *.i *.out *.map
```

2.2 Run sim


```
1 rm -f counter_la_fir.hex
 3 riscv32-unknown-elf-gcc -Wl,--no-warn-rwx-segments -g \
             --save-temps \
            -Xlinker -Map=output.map \
-I../../firmware \
 6
            -march=rv32i -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,../../firmware/sections.lds,--strip-discarded \
             -ffreestanding -nostartfiles -o counter_la_fir.elf ../../firmware/crt0_vex.S ../../-
  firmware/isr.c fir.c counter_la_fir.c
11 riscv32-unknown-elf-objcopy -O verilog counter_la_fir.elf counter_la_fir.hex
12 riscv32-unknown-elf-objdump -D counter_la_fir.elf > counter_la_fir.out
13
10 # -nostartfiles
14 # to fix flash base address
15 sed -ie 's/@10/@00/g' counter_la_fir.hex
17 iverilog -Ttyp -DFUNCTIONAL -DSIM -DUNIT_DELAY=#1 \
18
             -f./include.rtl.list -o counter_la_fir.vvp counter_la_fir_tb.v
19
20 vvp counter_la_fir.vvp
21 rm -f counter_la_fir.vvp counter_la_fir.elf counter_la_fir.hexe
```

2.3 Compilation

```
ubuntu@ubuntu2004:~/Desktop/lab4/Lab4-1/lab-exmem_fir/testbench/counter_la_fir$ source run_clean
ubuntu@ubuntu2004:~/Desktop/lab4/Lab4-1/lab-exmem_fir/testbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
LA Test 1 started
LA Test 2 passed
ubuntu@ubuntu2004:~/Desktop/lab4/Lab4-1/lab-exmem_fir/testbench/counter_la_fir$
```

3. Synthesis & Verification


3.1 Waveform – Wishbone's ack will have a 10cycle delay when writing.



3.2 Timing report

Operation system : Linux

➤ Priod: 10ns



10.0 wb_clk_i

10.0 wb_clk_i


wb_clk_i

wb_clk_i

3.3 Synthesis report

Methodology S 3 Path 4

> 🚡 Check Timing 🔒 Path 5



8.298 1 2 5 delay_count_regiz,\(\text{reg}\) ceasy_count_regiz\(\text{reg}\) ceasy_count_regiz

Start RTL Component Statistics

```
Detailed RTL Component Info:
+---Adders :
          2 Input
                     4 Bit
                               Adders := 1
+---Registers:
                       32 Bit Registers := 1
                       4 Bit
                                Registers := 1
                       1 Bit
                              Registers := 1
+---RAMs :
                     128K Bit (4096 X 32 bit)
                                                        RAMs := 1
+---Muxes :
           2 Input
                    32 Bit
                                  Muxes := 6
          2 Input
2 Input
                                  Muxes := 1
                     8 Bit
                    4 Bit
1 Bit
1 Bit
                                  Muxes := 2
           3 Input
                                 Muxes := 1
           2 Input
                                 Muxes := 2
```

Finished RTL Component Statistics