SOC LAB3 Report

Name: 陳昱碩

ID: 台科大 M11107409

— · Verilog code and block diagram:

```
timescale 1ns/1ns
module fir
      #( parameter pADDR_WIDTH = 12,
          parameter pDATA_WIDTH = 32,
          parameter Tape_Num
                                = 11
          output wire
                                          awready,
          output wire
                                          wready,
          input
                  wire
                                          awvalid,
          input wire [(pADDR_WIDTH-1):0] awaddr,
          input wire
                                          wvalid,
          input
                  wire [(pDATA_WIDTH-1):0] wdata,
          output wire
                                          arready,
          input wire
                                          rready,
          input wire
                                          arvalid,
          input wire [(pADDR_WIDTH-1):0] araddr,
          output wire
                                          rvalid,
          output wire [(pDATA_WIDTH-1):0] rdata,
                                          ss_tvalid,
          input wire
          input wire [(pDATA_WIDTH-1):0] ss_tdata,
          input wire
                                          ss tlast,
          output wire
                                          ss tready,
          input
                  wire
                                          sm_tready,
          output wire
                                          sm tvalid,
          output wire [(pDATA_WIDTH-1):0] sm_tdata,
          output wire
                                          sm_tlast,
          // bram for tap RAM
          output wire
                                 [3:0]
                                           tap_WE,
          output wire
                                          tap_EN,
          output wire [(pDATA_WIDTH-1):0] tap_Di,
          output wire [(pADDR_WIDTH-1):0] tap_A,
                  wire [(pDATA_WIDTH-1):0] tap_Do,
          input
          // bram for data RAM
          output
                  wire
                                  [3:0]
                                           data_WE,
          output wire
                                          data_EN,
          output wire [(pDATA_WIDTH-1):0] data_Di,
```

```
output wire [(pADDR_WIDTH-1):0] data_A,
           input
                   wire [(pDATA_WIDTH-1):0] data_Do,
           input
                  wire
                                             axis_clk,
           input
                                             axis_rst_n,
           output wire [1:0]
                                             ap_state
       );
// write your code here!
//state
parameter ap_idle = 0;
parameter ap_start = 1;
parameter ap_done = 2;
reg [1:0] state;
assign ap_state = state;
wire stream_prepared;
reg ap_start_sig;
        sm_tlast_r;
reg
        ss_finish_r;
reg
wire ss_finish;
//state
always @( posedge axis_clk ) begin
    if ( !axis_rst_n ) begin
        state <= ap_idle;</pre>
    else begin
        case(state)
            ap_idle: begin
                if(stream_prepared && ap_start_sig)
                    state <= ap_start;</pre>
                sm_tlast_r <= 0;</pre>
            ap_start: begin
                if(ss_finish && sm_tlast)
                    state <= ap_done;</pre>
                if(ss_finish && !ctrl_tap_valid)
                    sm_tlast_r <= 1;</pre>
                else
                    sm_tlast_r <= 0;</pre>
            ap_done: begin
                sm_tlast_r <= 0;</pre>
```

```
default:
                state <= ap_idle;</pre>
        endcase
end
reg ss_tready_r;
assign ss_tready = ss_tready_r;
reg [pADDR_WIDTH-1:0] data_WA_r;
reg [pDATA_WIDTH-1:0] data_Di_r;
reg [3:0]
                      data_WE_r;
assign data WE = data WE r ;
wire [pADDR_WIDTH-1:0] data_WA;
assign data_WA = data_WA_r;
assign data_Di = data_Di_r;
wire [3:0]
                      ss_count;
reg [3:0]
                      ss_count_r;
assign ss_count = ss_count_r;
reg stream_prepared_r;
assign stream_prepared = stream_prepared_r;
reg
      ss_read_valid_r;
wire
       ss_read_valid;
assign ss_read_valid = ss_read_valid_r;
assign ss_finish = ss_finish_r;
//AXI4_Stream write
reg data_EN_sw_r,data_EN_sr_r ,data_EN_r_d;
wire ss_write_valid;
always @( posedge axis_clk ) begin
    if ( !axis_rst_n ) begin
       ss_tready_r <= 0;</pre>
       ss_finish_r <= 0;</pre>
        data_WA_r <= 0;</pre>
        ss_count_r <= 0;
        stream_prepared_r <= 0;</pre>
```

```
ss_read_valid_r <= 0;</pre>
else begin
    if (!ss_tready && ss_tvalid) begin
         case(state)
             ap_idle: begin
                  if((ss_count <= Tape_Num - 1) && !stream_prepared) begin</pre>
                      data WE r <= 4'b1111;</pre>
                      data_EN_sw_r <= 1;</pre>
                      data WA r \leftarrow (ss count == 0)? 0:data WA r + 4;
                      ss_count_r <= ss_count_r + 1;</pre>
                      data_Di_r <= 0;</pre>
                  else begin
                      stream_prepared_r <= 1;</pre>
                      ss_count_r <= 4'd10;
                      data_EN_sw_r <= 0;</pre>
                      data WE r <= 0;</pre>
                  end
             ap_start: begin
                  if(ss_write_valid) begin
                      ss_tready_r <= 1;</pre>
                      data_WE_r <= 4'b1111;</pre>
                      data_EN_sw_r <= 1;</pre>
                      data_WA_r \leftarrow (ss_count == 4'd10) ? 0 : data_WA_r + 4;
                      ss_count_r <= (ss_count_= 4'd10) ? 0 : ss_count_r + 1;
                      data_Di_r <= ss_tdata;</pre>
                      ss_read_valid_r <= 1;</pre>
                  else if (sm_tvalid)
                      ss_read_valid_r <= 0;</pre>
                  else begin
                      data_WE_r <= 0;</pre>
                      ss_tready_r <= 0;</pre>
```

```
endcase
        else begin
            data_WE_r <= 4'b0;</pre>
            data_EN_sw_r <= 0;</pre>
            ss_tready_r <= 0;</pre>
            if(ss_tlast)
                ss_finish_r <= 1;</pre>
end
//AXI4_Stream read
reg [pADDR_WIDTH-1:0] data_RA_r;
wire [pADDR_WIDTH-1:0] data_RA;
assign data_RA = data_RA_r;
assign data_EN = data_EN_sw_r | data_EN_r_d;
always@(posedge axis_clk) begin
    data_EN_r_d <= data_EN_sr_r;</pre>
end
assign data_A =(data_EN_sw_r) ? data_WA :
       (data_EN_sr_r) ? data_RA : 0;
reg sm_tvalid_r;
assign sm_tvalid = sm_tvalid_r;
reg [pDATA_WIDTH-1:0] sm_tdata_r;
assign sm_tdata = sm_tdata_r;
assign sm_tlast = sm_tlast_r;
assign ss_write_valid = ~ ss_read_valid;
```

```
reg ctrl_tap_ready_r, tap_EN_sr_r, tap_EN_r_d;
wire ctrl_tap_ready, ctrl_tap_valid, muxsel, ffen;
reg [pADDR_WIDTH-1:0] tap_RA_lr_r, tap_RA_sr_r;
wire [pADDR_WIDTH-1:0] ctrl_tap_addr, ctrl_data_addr;
always @( posedge axis_clk ) begin
    if ( !axis_rst_n ) begin
        sm tvalid r <= 0;</pre>
        ctrl_tap_ready_r <= 0;</pre>
        data_EN_sr_r <= 0;</pre>
        tap_EN_sr_r <= 0;
    else begin
        if (sm_tready && !sm_tvalid) begin
             case(state)
                 ap_idle: begin
                 ap_start: begin
                     if(ss_read_valid && ctrl_tap_valid) begin
                         sm_tvalid_r <= 0;</pre>
                         data_EN_sr_r <= 1;</pre>
                         tap_EN_sr_r <= 1;</pre>
                         data_RA_r <= ctrl_data_addr;</pre>
                         tap_RA_sr_r <= ctrl_tap_addr;</pre>
                         ctrl_tap_ready_r <= 1;</pre>
                     else if (ss_read_valid && !ctrl_tap_valid) begin
                         sm tvalid r <= 1;</pre>
                         ctrl_tap_ready_r <= 0;</pre>
             endcase
        else begin
             sm_tvalid_r <= 0;</pre>
        end
end
```

```
//caculate fir
reg ffen_d;
wire [pDATA_WIDTH-1:0] o_ram_data, o_cof_data;
always@(posedge axis_clk) begin
    ffen_d <= ffen;</pre>
    if(!axis_rst_n)
        sm_tdata_r<=0;</pre>
    else if(sm tvalid)
        sm_tdata_r<=0;</pre>
    else if(ffen_d)
        sm_tdata_r <= sm_tdata_r +(o_ram_data*o_cof_data);</pre>
end
//caculate fir
reg [pDATA_WIDTH-1:0] old_ram_data_r, old_cof_data_r;
wire [pDATA_WIDTH-1:0] old_ram_data, old_cof_data;
wire [pDATA_WIDTH-1:0] new_ram_data, new_cof_data;
assign o_ram_data = muxsel ? old_ram_data : new_ram_data;
assign o_cof_data = muxsel ? old_cof_data : new_cof_data;
assign old_ram_data = old_ram_data_r;
assign old_cof_data = old_cof_data_r;
assign new_cof_data = tap_Do;
assign new_ram_data = data_Do;
//caculate fir
always@(posedge axis_clk) begin
   if(ffen) begin
        old_ram_data_r <= new_ram_data;</pre>
        old_cof_data_r <= new_cof_data;</pre>
end
assign ctrl_tap_ready = ctrl_tap_ready_r;
wire [3:0] ctrl_count;
```


```
//control fir
wire en;
reg o_valid_r, ffen_r;
reg [11:0]o_data_addr_r, o_tap_addr_r;
assign ctrl_tap_valid = o_valid_r;
assign ctrl_data_addr = o_data_addr_r;
assign ctrl tap addr = o tap addr r;
assign ffen = ffen r;
assign muxsel = ~ffen ;
assign en = ctrl_tap_ready & ctrl_tap_valid;
reg[3:0] count_r;
assign ctrl_count = count_r;
reg [11:0]tap_last_addr_r;
always@(posedge axis_clk) begin
    if (!axis_rst_n) begin
       o data addr r <= 0;
        o_tap_addr_r <= 12'd40;
        ffen_r <= 0;
        o_valid_r <= 0;
        count_r <= 0;</pre>
    else if(en) begin
        o_valid_r <= (ctrl_count == 4'd11) ? 0 : 1;
        o_data_addr_r <= (ctrl_count == 4'd11)? 0:o_data_addr_r + 4;</pre>
        o_tap_addr_r <= (ctrl_count == 4'd11) ? tap_last_addr_r :</pre>
                     (ctrl_tap_addr == 12'd40) ? 0 : ctrl_tap_addr + 4;
        tap_last_addr_r <= (ctrl_count == 0 && ctrl_tap_addr == 0) ? 12'd40 :
                        (ctrl_count == 0) ? ctrl_tap_addr - 4 : tap_last_addr_r;
        count_r <= (ctrl_count == 4'd11) ? 0 :ctrl_count + 1;</pre>
        ffen_r <= 1;
    else begin
        o_valid_r <= 1;</pre>
        ffen_r <= 0;
    end
end
```

```
//AXI4 Lite write
reg awready_r, wready_r;
assign awready = awready_r;
assign wready = wready_r;
reg [pADDR WIDTH-1:0] tap WA r;
reg [pDATA_WIDTH-1:0] tap_Di_r;
assign tap WE = {4{awready & wready}};
wire [pADDR_WIDTH-1:0] tap_WA;
assign tap_WA = tap_WA_r;
assign tap_Di = tap_Di_r;
reg [pDATA_WIDTH-1:0] data_length;
//AXI4 Lite write
always @( posedge axis_clk ) begin
    if ( !axis_rst_n ) begin
        awready_r <= 0;</pre>
        wready_r <= 0;</pre>
        ap_start_sig <= 0;</pre>
    else begin
        if (!awready && awvalid) begin
            if(awaddr>=12'h20 && awaddr<=12'h60) begin
                awready_r <= 1;</pre>
                tap_WA_r <= awaddr-12'h20;</pre>
            else
                awready_r <= 0;
        else begin
            awready_r <= 0;</pre>
        if (!wready && wvalid) begin
            wready_r <= 1;</pre>
            if(awaddr>=12'h20 && awaddr<=12'h60) begin
                tap_Di_r <= wdata;</pre>
            else if (awaddr==12'h10)
                data_length <= wdata;</pre>
            else if(awaddr==0 && wdata==1)
                ap_start_sig <= 1;</pre>
        end
        else begin
```

```
wready_r <= 0;</pre>
            ap_start_sig <= 0;</pre>
end
//AXI4_Lite read
reg arready_r, rvalid_r;
assign arready = arready_r;
assign rvalid = rvalid r;
reg [pDATA_WIDTH-1:0] rdata_r;
assign rdata = rdata_r ;
wire [pADDR_WIDTH-1:0] tap_RA;
assign tap_RA = (tap_EN_sr_r) ? tap_RA_sr_r : tap_RA_lr_r;
assign tap_EN = {awready & wready} | tap_EN_r_d;
always @( posedge axis_clk ) begin
    tap_EN_r_d <= {arvalid & arready} | tap_EN_sr_r;</pre>
end
assign tap_A = ({awready & wready}) ? tap_WA :
       ({arvalid & arready} | tap_EN_sr_r) ? tap_RA : 0;
always@(*) begin
    case(state)
       ap_idle: begin
            if(araddr==0 && rvalid)
                rdata_r =32'h04;
            else if(araddr==0 && rvalid && ap_start_sig)
                rdata_r =32'h01;
                rdata_r = tap_Do;
        ap_start: begin
```

```
if(araddr==0 && rvalid)
                 rdata_r =32'h00;
             else if(awaddr==12'h10 && rvalid)
                 rdata_r = data_length;
                 rdata_r = tap_Do;
        ap_done: begin
             if(araddr==0 && rvalid)
                 rdata r = 32'h06;
             else
                 rdata_r = tap_Do;
        default:
             rdata_r = 0;
    endcase
end
//AXI4_Lite read
always @( posedge axis_clk ) begin
    if ( !axis_rst_n ) begin
        arready_r <= 0;</pre>
        rvalid_r <= 0;
    else begin
        if(!arready && arvalid && !rvalid) begin
             if(araddr>=12'h20 && araddr<=12'h60) begin</pre>
                 arready_r <= 1;</pre>
                 tap_RA_lr_r <= araddr-12'h20;</pre>
             else if(araddr==0) begin
                 arready_r <= 1;</pre>
             else if (awaddr==12'h10)
                 arready_r <= 1;</pre>
             else
                 arready_r <= 0;</pre>
        else if(arready && arvalid && !rvalid) begin
             arready_r <= 0;</pre>
             rvalid_r <= 1;
        else begin
             arready_r <= 0;</pre>
             rvalid_r <= 0;</pre>
```

end end endmodule



☐ \ Operations:

How to receive data-in and tap parameters and place into SRAM?

When tap_EN = 1 and tap_WE = 4'hF, wdata will be written into awaddr.


Additionally, when data_EN = 1 and data_WE = 4'hF, ss_tdata will be written into the position of data_A. Thus, the memory write operation is completed.

How ap_done is generated?

When ss_tlast = 1 and sm_tlast = 1.

三、Reports:

Synthesis report




Timing report


Design Timing Summary Setup Hold **Pulse Width** Worst Negative Slack (WNS): 3.586 ns 0.070 ns Worst Pulse Width Slack (WPWS): 7.000 ns Worst Hold Slack (WHS): Total Negative Slack (TNS): 0.000 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Total Number of Endpoints: Total Number of Endpoints: 301 Total Number of Endpoints: All user specified timing constraints are met.

四、Waveforms:


data stream in and out




$ap_state = 00 \cdot AP idle$



$ap_state = 01$, AP start




$ap_state = 10 \cdot AP done$




五、Problems and solution:

1. Constraint file cannot load



如上圖若使用預設給的 Constraint 檔案會造成無法讀取而沒有 timming 資訊,解決方法為使用 Constraint wizard 即可並且數入想要的參數即可使用



或者更改 periods 成 period 有機會使 Vivado 吃到檔案

2.BRAM ERROR

如下圖如果遇到此問題很有可能是 DAT 檔案沒有吃到,使用絕對路徑即可

ERROR: File descriptor (0) passed to \$fscanf in file C:/Users/yushuo/Desktop/SOC/lab-fir/bram/bram11.v at line 31 is not valid. ERROR: File descriptor (0) passed to \$fscanf in file C:/Users/yushuo/Desktop/SOC/lab-fir/bram/bram11.v at line 31 is not valid. ERROR: File descriptor (0) passed to \$fscanf in file C:/Users/yushuo/Desktop/SOC/lab-fir/bram/bram11.v at line 31 is not valid.