Fault-Tolerant Systolic Array Based Accelerators for Deep Neural Network Execution

Introduction:

With the rapid development of AI, the demand for AI-accelerated chips is getting higher and higher.

In order to achieve faster and more efficient computing AI models, custom AI or SOC chips have become a trend.

The following figure shows the basic architecture of the AI accelerator, or Neural-network Processing Unit (NPU) which is mainly composed of Systolic Array (SA), whose advantage is that the matrix operation is fast, and because it does not need to frequently access the memory, so it is much more energy efficient than CPU and GPU.





Fig. 1 Basic architecture of the AI accelerator [1]

However, because the characteristic of Systolic array is passed one by one, and the number of PEs is large, the operation error of a PE often becomes a fatal error of neural network. Fig. 2 show the classification accuracy drop due to stuck-at fault MACs. Therefore, we have adopted the following design to try to avoid operation errors caused by hardware errors, which is showed as Fig. 3.







Fig. 2 Impact of classification accuracy drop due to stuck-at fault MACs

Fig. 3 Illustration of Fault-Tolerant MAC unit

Experimental and programming:






Fig. 4 REG diagram & Verilog code




Fig. 5 PE diagram & Verilog code




Fig. 6 PEreg diagram & Verilog code




Fig. 7 Arr4x4 diagram

```
module Arr4x4(Err_mac, Err_mult,
                  w1_in, w2_in, w3_in, w4_in,
                  a1_in, a2_in, a3_in, a4_in,
                  w1_out, w2_out, w3_out, w4_out,
                  a1_out, a2_out, a3_out, a4_out,
                  c1_out, c2_out, c3_out, c4_out,
                  clk, rst_n, hold);
  input [7:0] w1_in, w2_in, w3_in, w4_in;
  input [7:0] a1_in, a2_in, a3_in, a4_in;
  input clk, rst_n, hold;
  input [15:0] Err_mac, Err_mult;
  output [7:0] w1_out, w2_out, w3_out, w4_out;
  output [7:0] a1_out, a2_out, a3_out, a4_out;
  output [23:0] c1_out, c2_out, c3_out, c4_out;
	imes wire [7:0] w11_out, w21_out, w31_out, w41_out,
                 w12_out, w22_out, w32_out, w42_out,
                 w13_out, w23_out, w33_out, w43_out,
                 w14_out, w24_out, w34_out, w44_out;
  wire [7:0] a11_out, a21_out, a31_out, a41_out,
                 a12_out, a22_out, a32_out, a42_out,
                 a13_out, a23_out, a33_out, a43_out,
                 a14_out, a24_out, a34_out, a44_out;
 wire [23:0] c11_out, c21_out, c31_out, c41_out,
                 c12_out, c22_out, c32_out, c42_out,
                 c13_out, c23_out, c33_out, c43_out,
                 c14_out, c24_out, c34_out, c44_out;
 //PEreg(Err_mac, Err_mult, w_in, a_in, c_in, w_out, a_out, c_out, clk1, clk2);
PEreg PE11( Err_mac[0], Err_mult[0], w1_in, a1_in, 24'sh00_0000, w11_out, a11_out, c11_out, clk, rst_n, hold);
 PEreg PE21( Err_mac[1], Err_mult[1], w2_in, a11_out, 24'sh00_0000, w21_out, a21_out, c21_out, clk, rst_n, hold);
PEreg PE31( Err_mac[2], Err_mult[2], w3_in, a21_out, 24'sh00_0000, w31_out, a31_out, c31_out, clk, rst_n, hold);
PEreg PE41( Err_mac[3], Err_mult[3], w4_in, a31_out, 24'sh00_0000, w41_out, a41_out, c41_out, clk, rst_n, hold);
```

```
PEreg PE12( Err_mac[4], Err_mult[4], w11_out, a2_in, c11_out, w12_out, a12_out, c12_out, c1k, rst_n, hold);
PEreg PE22( Err_mac[5], Err_mult[5], w21_out, a12_out, c21_out, w22_out, a22_out, c1k, rst_n, hold);
PEreg PE32( Err_mac[6], Err_mult[6], w31_out, a22_out, c31_out, w32_out, a32_out, c32_out, c1k, rst_n, hold);
PEreg PE42( Err_mac[7], Err_mult[7], w41_out, a32_out, c41_out, w42_out, a42_out, c42_out, c1k, rst_n, hold);
PEreg PE13( Err_mac[8], Err_mult[8], w12_out, a3_in, c12_out, w13_out, a13_out, c13_out, c1k, rst_n, hold); PEreg PE23( Err_mac[9], Err_mult[9], w22_out, a13_out, c22_out, w23_out, a23_out, c23_out, c1k, rst_n, hold);
PEreg PE33(Err_mac[10], Err_mult[10], w32_out, a23_out, c32_out, w33_out, a33_out, c33_out, c1k, rst_n, hold);
PEreg PE43(Err_mac[11], Err_mult[11], w42_out, a33_out, c42_out, w43_out, a43_out, c43_out, c1k, rst_n, hold);
PEreg PE14(Err_mac[12], Err_mult[12], w13_out, a4_in, c13_out, w14_out, a14_out, c14_out, c1k, rst_n, hold);
PEreg PE24(Err_mac[13], Err_mult[13], w23_out, a14_out, c23_out, w24_out, a24_out, c24_out, c1k, rst_n, hold);
PEreg PE34(Err_mac[14], Err_mult[14], w33_out, a24_out, c33_out, w34_out, a34_out, c34_out, c1k, rst_n, hold);
PEreg PE44(Err_mac[15], Err_mult[15], w43_out, a34_out, c43_out, w44_out, a44_out, c44_out, c1k, rst_n, hold);
assign c1_out = c14_out;
assign c2 out = c24 out;
assign c3_out = c34_out;
assign c4_out = c44_out;
assign w1_out = w14_out;
assign w2_out = w24_out;
assign w3_out = w34_out;
assign w4_out = w44_out;
assign a1_out = a41_out;
assign a2_out = a42_out;
assign a3_out = a43_out;
assign a4_out = a44_out;
```

Fig. 8 Arr4x4 Verilog code




Fig. 9 FinalProject diagram

```
S0 : begin
clk_s = NEXT;
                                                                                                                                                                                                        hold = 0;
                                                                                                                                                                                              S1 : begin
                                                                                                                                                                                                             nold = 0;

clk; s = clk;

case(counter)

4'h0: begin wl_in=4; w2_in=3; w3_in=2; w4_in=1; end

4'h1: begin wl_in=8; w2_in=7; w3_in=6; w4_in=5; end

4'h2: begin wl_in=4; w2_in=3; w3_in=2; w4_in=1; end

4'h3: begin wl_in=8; w2_in=7; w3_in=6; w4_in=5; end

endcase
                                                                                                                                                                                                              hold = 1;
clk_s = clk;
                                                                                                                                                                                                              case(counter)
                                                                                                                                                                                                             case(counter)
4'h0 :begin a1_in=8; a2_in=0; a3_in=0; a4_in=0; end
4'h1 :begin a1_in=7; a2_in=8; a3_in=0; a4_in=0; end
4'h2 :begin a1_in=6; a2_in=7; a3_in=8; a4_in=0; end
4'h3 :begin a1_in=5; a2_in=6; a3_in=7; a4_in=8; end
always @(*)
                                                                                                                                                                                                              4'h4 :begin a1_in=4; a2_in=5; a3_in=6; a4_in=7; end
4'h5 :begin a1_in=3; a2_in=4; a3_in=5; a4_in=6; end
                                                                                                                                                                                                             "h6 :begin al_in=0; a2_in=3; a3_in=3; a4_in=5; end
"h6 :begin al_in=1; a2_in=2; a3_in=3; a4_in=5; end
"h7 :begin al_in=0; a2_in=2; a3_in=3; a4_in=3; end
"h8 :begin al_in=0; a2_in=0; a3_in=1; a4_in=2; end
"h9 :begin al_in=0; a2_in=0; a3_in=1; a4_in=2; end
"ha :begin al_in=0; a2_in=0; a3_in=0; a4_in=1; end
           case(c_select)
                     2'b00 : begin c_temp = c1_out[7:0];end
                      2'b01 : begin c_temp = c2_out[7:0];end
                      2'b10 : begin c_temp = c3_out[7:0];end
                                                                                                                                                                                                              4'hb :begin al_in=0; a2_in=0; a3_in=0; a4_in=0; end default: begin al_in=0; a2_in=0; a3_in=0; a4_in=0; end
                      2'b11 : begin c_temp = c4_out[7:0];end
                      default : c_temp = c1_out[7:0];
end
```

Fig. 10 FinalProject Verilog code




Fig. 11 FSM diagram

```
module FSM(clk,x,z,rst,counter);
input clk;
input x, rst;
output [1:0] z;
output reg [3:0] counter;
reg [1:0] Z;
                                                        always @(posedge clk , posedge rst)
reg [2:0] counter1;
                                                           if(rst==1)
reg [3:0] counter2;
                                                              counter1 <= 3'b000;
reg [1:0] next_state;
                                                           else if(counter1 < 3'b011 && current_state==S1)</pre>
reg [1:0] current_state;
                                                              counter1 <= counter1 +1;</pre>
//state encoding
                                                               counter1 <= 3'b000;
parameter S0 = 2'b00,S1 = 2'b01,S2=2'b10;
```

```
always @(*)
                                                                                                  case(current_state)
                                                                                                             Z = 2'b00;
                                                                                                                                  next_state <= S1;</pre>
                                                                                                                                 next_state <= S0;</pre>
           counter2 <= 4'b0000;
else if(counter2 < 4'b1110 && current_state==S2)</pre>
              counter2 <= counter2 +1;
                                                                                                            Z = 2'b01;
               counter2 <= 4'b0000;
                                                                                                                       if(counter1 < 3'b011)begin</pre>
                                                                                                                                 next_state <= S1;</pre>
39 //CS
40 always
41 > begin
                                                                                                                                 next_state <= S2;</pre>
               current_state <= S0;</pre>
                                                                                                            Z = 2'b10;
                                                                                                                       if(counter2 < 4'b1110)begin</pre>
              current_state <= next_state;</pre>
                                                                                                                                 next_state <= S2;</pre>
                                                                                                                                  next_state <= S0;</pre>
     assign z = Z;
always @(*)
   v if(current_state == S1)
                                                                                                       default: next state <= current state:</pre>
              counter <= counter1;</pre>
               counter <= counter2;</pre>
```

Fig. 12 FSM Verilog code

Results:




Fig. 13 simulation result

Reference:

[1] J. Zhang, Z. Ghodsi, S. Garg and K. Rangineni, "Enabling Timing Error Resilience for

Low-Power Systolic-Array Based Deep Learning Accelerators," in IEEE Design & Test, vol. 37, no. 2, pp. 93-102, April 2020, doi: 10.1109/MDAT.2019.2947271.

[2] J. J. Zhang, K. Basu, and S. Garg. Fault-tolerant systolic array based accelerators for deep neural network execution. IEEE Design Test, 2019.