Fayoum University Faculty of Engineering Electronics & Electrical

**Communications Department**

Project of:

**32-Bit Single Cycle MIPS Processor**

For

#### Prof. Dr. Gihan Naguib

*Associate Professor, Department of Electrical Engineering.*

#### Eng. Jihad Awad

*Teaching Assistant, Department of Electrical Engineering.*



**Team Members :-**

* **Abdelrahman Abdelnasser Abdelrahman**
* **Yusuf Mohamed Saleh Boriek**
* **Raghad Soliman Mohamed**

*Students at* ***Department of Electronics and Electrical Communications.***



**Table of Content**

##### [Part 1: Single-Cycle Processor 5](#_bookmark0)

##### [Introduction 7](#_bookmark1)

##### [Single-Cycle Architecture 15](#_bookmark2)

##### [Register File 15](#_bookmark3)

##### [ALU 19](#_bookmark4)

##### [Instruction Memory 27](#_bookmark5)

##### [Data Memory 30](#_Data_Memory)

##### [Program Counter 34](#_Program_Counter)

##### [Data Path 39](#_bookmark8)

##### [Control Units 46](#_Control_Units)

##### [Main Control Unit 47](#_Main_Control_Unit)

##### [ALU Control Unit 54](#_ALU_Control_Unit)

##### [PC-Control Unit 60](#_PC_Control_Unit)

##### [Simulation & Testing 64](#_bookmark13)

##### [Instructor Test Code 64](#_bookmark14)

##### [Array Test Code](#_Array_Test_Code_1) 73

##### [Part 2: Pipeline Processor 76](#_Part_2:_Pipelined)

##### [Introduction 77](#_Introduction)

##### [Pipeline Architecture](#_Pipeline_Stages) 78

##### [Instruction Fetching (IF)](#_Instruction_Fetching_(IF):) 79

##### [Instruction Decoding (ID)](#_Instruction_Decoding_(ID):) 82

##### [Execution Stage (EX)](#_Execution_Stage_() 87

##### [MEM/WB Stage](#_MEM/WB_Stage:) 92

##### [Forward & Stall](#_Forward&Stall:) 96

##### [PC Control Unit](#_PC_control_unit:) 98



**4.**[**Team Work**](#_Team_Work) **100**

# Phase 1: Single-Cycle Processor



## Introduction

#### Overview

In the field of computer architecture, the design and implementation of a MIPS (Microprocessor without Interlocked Pipeline Stages) processor serves as a foundational milestone for understanding modern processor behavior. This project focuses on the development of a Single-Cycle MIPS Processor, designed and simulated using Logisim.

The primary objective of the project was to construct a fully functional 32-bit single-cycle RISC processor capable of executing a predefined instruction set in a single clock cycle. The processor includes a complete datapath and control unit implementation that supports arithmetic, logical, memory access, and control flow instructions.

This documentation outlines the systematic process followed throughout the project—from architectural planning and component design to testing and verification. Key modules such as the Register File, Arithmetic Logic Unit (ALU), Instruction and Data Memory, Program Counter (PC), and Control Units are discussed in detail. Moreover, simulation results and test cases are presented to demonstrate the correctness and efficiency of the implemented processor.

The project not only enhanced our understanding of CPU internals and digital design principles but also fostered collaboration, problem-solving, and critical thinking—skills essential for future endeavors in computer engineering and embedded systems.

#### Instruction Set Architecture

The Instruction Set Architecture (ISA) defines the set of operations supported by the processor and serves as the interface between software and hardware. In this project, we implemented a custom 32-bit RISC-based ISA designed to support a comprehensive set of operations, including arithmetic, logical, memory access, and control flow instructions.

The ISA includes a total of 31 general-purpose 32-bit registers (R1 to R31), while R0 is hardwired to zero and cannot be modified. The processor also supports a 20-bit Program Counter (PC), enabling it to address up to 2202^{20}220 instructions.

Each instruction is 32 bits wide and word-aligned in memory. Immediate values are either sign-extended or zero-extended based on the instruction type. This design ensures simplicity, consistency, and efficient execution of instructions within a single clock cycle.

The ISA is structured around three main instruction formats:

* **R-Type**: Used for register-to-register operations such as ADD, SUB, AND, and SLT. These instructions utilize two source registers and one destination register.
* **I-Type**: Designed for operations involving immediate values, memory access (e.g., LW, SW), and branch instructions. This format includes a source register, a destination register, and a 16-bit immediate value.
* **SB-Type**: Used specifically for branch instructions like BEQ, BNE, BLT, and BGE, which rely on two registers and a split immediate offset for calculating the branch target.

##### R-type format

6-bit opcode (Op), 5-bit destination register number d, and two 5-bit source registers numbers S1 & S2 and 11-bit function field F.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **F11** | **S25** | **S15** | **d5** | **Op6** |

##### I-type format

6-bit opcode (Op), 5-bit destination register number d, and 5-bit source registers number S1 and16-bit immediate (Imm16)

|  |  |  |  |
| --- | --- | --- | --- |
| **Imm16** | **S15** | **d5** | **Op6** |

##### SB-type format

6-bit opcode (Op), 5-bit register numbers (S1, and S2) and 16-bit immediate split into ({ImmU (11-bit) and ImmL(5-bit)})

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **ImmU11** | **S25** | **S15** | **ImmL16** | **Op6** |

##### Register Use

##### The processor features 32 general-purpose 32-bit registers, labeled from R0 to R31, providing fast-access storage for instruction execution. These registers serve as operands and result holders for various instructions executed by the processor.

##### General-Purpose Registers

##### R1 to R31: Usable for all instruction operations including arithmetic, logic, memory access, and control flow.

##### R0: Hardwired to zero. It always reads as 0, and any write operation to this register is ignored. This behavior simplifies instruction design and enables common operations like MOV or CLEAR.

##### Special Register Use Cases

##### R30 (Stack Pointer - optional): In programs involving procedures or nested function calls, register R30 can be used as a stack pointer, pointing to the top of the stack in memory.

##### R31 (Return Address - optional): For control flow instructions like JALR (Jump and Link Register), R31 can be used to temporarily store the return address (i.e., PC + 1).

##### Usage Conventions

##### Although all registers (except R0) are general-purpose, specific conventions can be followed to organize code and debugging:

##### Temporary registers (e.g., R1–R10)

##### Saved registers (e.g., R11–R20)

##### Argument passing (e.g., R21–R24)

##### Return values (e.g., R25–R26)

##### These conventions are not enforced by hardware but are helpful for code structure, clarity, and maintainability in complex programs.

##### Instruction Description

The instruction set for the Single-Cycle MIPS Processor is designed to cover a wide range of operations using a simplified and uniform encoding. Each instruction is 32 bits wide and categorized under three main formats: R-type, I-type, and SB-type. Below is an overview of the instructions and their functionality:

**R-Type Instructions**

**R-Type** instructions are used for arithmetic and logical operations that involve **two source registers** and produce a result in a **destination register**. These instructions do not involve immediate values or memory addresses.

**Format:**

* **Opcode (6 bits)**: Specifies the instruction category (typically 000000 for R-type).
* **RS1 (5 bits)**: First source register.
* **RS2 (5 bits)**: Second source register.
* **RD (5 bits)**: Destination register.
* **Unused (function) bits (11 bits)**: Determine the specific operation (e.g., ADD, SUB, AND).

**Example Instructions:**

* ADD R1, R2, R3 → Adds contents of R2 and R3, stores the result in R1.
* SLT R5, R6, R7 → Sets R5 to 1 if R6 is less than R7, else sets R5 to 0.

**I-Type Instructions (Immediate-Type)**

**I-Type** instructions are used for operations involving a **constant (immediate)** value. These include arithmetic with constants, logical operations, and memory access (e.g., LW, SW).

**Format:**

* **Opcode (6 bits)**: Specifies the operation (unique for each instruction).
* **RS1 (5 bits)**: Source register.
* **RD (5 bits)**: Destination register.
* **Imm16 (16 bits)**: A 16-bit immediate value (can be sign-extended or zero-extended based on the instruction).

**Example Instructions:**

* ADDI R1, R2, 5 → Adds 5 to the contents of R2 and stores the result in R1.
* LW R3, 8(R4) → Loads a word from memory address R4 + 8 into R3.
* ANDI R6, R6, 0xFF → Performs bitwise AND between R6 and the constant 0xFF.

**Immediate Handling:**

* Sign-extended for arithmetic/branching.
* Zero-extended for logical operations.

**SB-Type Instructions (Split-Immediate Branch-Type)**

**SB-Type** instructions are used for **conditional branching** and **store word (SW)** instructions. They differ in how the immediate value is encoded—split into two fields (ImmU and ImmL) to form a 16-bit signed offset.

**Format:**

* **Opcode (6 bits)**: Specifies the operation (e.g., BEQ, BNE, SW, etc.).
* **RS1 (5 bits)**: First source register (used in condition checking or address base).
* **RS2 (5 bits)**: Second source register (used in condition checking or data source).
* **ImmU (11 bits)**: Upper part of the immediate.
* **ImmL (5 bits)**: Lower part of the immediate.

The two immediate parts (ImmU, ImmL) are concatenated and sign-extended to calculate the **offset for branch instructions** or the **effective memory address for SW**.

**Example Instructions:**

* BEQ R1, R2, Label → Branches to Label if the contents of R1 and R2 are equal.
* SW R3, offset(R4) → Stores the value in R3 to memory at the address calculated by R4 + offset.



##### Processor Architecture

The architecture of the single-cycle MIPS processor is designed to execute every instruction within a single clock cycle. This design emphasizes simplicity and clarity, making it highly suitable for educational and foundational processor development. The processor is composed of several interconnected components, each responsible for a distinct part of instruction execution.

**Core Components**

The processor is built around the following fundamental components:

* **Register File**: A set of 32 general-purpose 32-bit registers, including a hardwired zero register (R0). It provides two read ports and one write port, enabling simultaneous access to operands and storing results efficiently.
* **Arithmetic Logic Unit (ALU)**: A 32-bit combinational unit that performs all arithmetic and logical operations required by the instruction set, such as addition, subtraction, AND, OR, comparisons, and shifts.
* **Instruction Memory**: A word-addressable, read-only memory that stores the binary instructions to be executed. Instructions are fetched based on the current value of the Program Counter (PC).
* **Data Memory**: A word-addressable memory block used to read from and write to data values during program execution. Access is performed using the LW and SW instructions.
* **Program Counter (PC)**: A 20-bit register that holds the address of the current instruction. It increments by 1 on each cycle unless modified by a branch or jump instruction.
* **Control Unit**: Decodes the instruction and generates control signals that coordinate the behavior of all other components. It includes sub-units:
  + **Main Control Unit** – generates signals for register selection, memory access, and ALU input control.
  + **ALU Control Unit** – determines the specific ALU operation based on the instruction opcode and function field.
  + **PC-control Unit**– manages branch and JALR decisions using comparison outputs from the ALU (such as Zero or Set flags) to Set the next PC.

**Datapath Design**

All components are interconnected through a carefully constructed datapath that includes:


* **Multiplexers**: Used for selecting between multiple sources of data based on control signals.
* **Sign and Zero Extenders**: Extend 16-bit immediate values to 32 bits for ALU operations or address calculation.
* **Splitters**: Extract specific fields (like opcode, register addresses, immediate values) from the 32-bit instruction.
* **Pipeline-unaware sequential flow**: Since this is a single-cycle processor, each instruction completes all stages of execution (fetch, decode, execute, memory, and write-back) in one clock cycle without overlapping other instructions.

**Instruction Flow**

1. **Fetch**: The instruction is fetched from the instruction memory using the address in the PC.
2. **Decode**: The instruction is decoded to determine the required operation, source registers, and control signals.
3. **Execute**: The ALU performs the arithmetic or logical operation, or computes the effective address.
4. **Memory Access**: For load or store instructions, the data memory is accessed.
5. **Write-Back**: The result of the operation or memory read is written back into the register file.



## Single-Cycle Architecture



#### Register File

##### Register File Overview

The **Register File** is a central component in the processor architecture, responsible for providing fast, temporary storage and retrieval of data required during instruction execution. It consists of **32 general-purpose 32-bit registers** labeled from **R0 to R31**, with **R0** being hardwired to zero.

This Register File is designed to support:

* **Two read operations**
* **One write operation** per clock cycle, all managed through dedicated input and control signals.

**Inputs**

* **S1**: Selects the first source register (RS1).
* **S2**: Selects the second source register (RS2).
* **RD**: Selects the destination register to be written to.
* **BusD**: Carries the 32-bit data to be written into the register specified by RD.
* **Select\_RD\_SSET**: A control signal used when writing to the destination register in special instructions like SSET.
* **Select\_RS2\_Shift**: A control signal used for shift operations to extract specific bits from RS2.
* **RegWrite**: Enables the write operation. When high and triggered by the clock, the data on BusD is written into the selected destination register.
* **CLK**: The system clock signal that synchronizes the write operation.

**Outputs**

* **R0 to R31**: These represent the values of all 32 registers, typically used for display, debugging, or testing purposes in the Logisim simulation.
* **RS2**: The full 32-bit value read from the register selected by S2.
* **RS2(0–4)**: The lower 5 bits of RS2, often used in shift instructions where only a portion of the register value is needed.
* **RD(0–15)**: The lower 16 bits of the register selected by RD, which can be used in immediate-based operations or reduced-width ALU operations.

**Design Considerations**

* The use of **multiplexers** enables dynamic selection of source registers.
* The **write mechanism** is controlled by the RegWrite signal and synchronized with the rising edge of the clock.
* The presence of control signals like Select\_RD\_SSET and Select\_RS2\_Shift allows the register file to support **extended instruction functionalities** such as loading partial values or controlling shift operations.
* **R0 is fixed to zero** and cannot be written to, simplifying instruction logic such as clearing a register or implementing certain arithmetic comparisons.

##### Register File Structure


The **Register File structure** is designed to support fast and reliable access to register data, enabling the processor to read from two registers and write to one register within the same clock cycle. The architecture is modular, scalable, and constructed with clarity in mind, as reflected in the Logisim simulation.

**Internal Organization**

At the heart of the Register File are **32 individual 32-bit registers** labeled R0 to R31. These registers are organized in a grid-like layout to facilitate decoding, multiplexing, and data routing efficiently.

Key characteristics of the structure include:

* **Dual Read Ports**: Two source registers are read in parallel using select inputs S1 and S2.
* **Single Write Port**: One destination register is written using the RD select input, BusD data line, and RegWrite signal.





#### Arithmetic and Logic Unit ( ALU )

#### Overview

The Arithmetic Logic Unit (ALU) is a critical component of a computer's central processing unit (CPU), serving as the computational core responsible for executing a wide range of operations. These operations include arithmetic calculations (e.g., addition and subtraction), logical operations (e.g., AND, OR), shift operations (e.g., left shift, right shift), and comparisons (e.g., equality, greater than). The ALU is a combinational logic circuit that processes data inputs based on control signals, producing results that are either stored in registers or used to guide the processor's control flow, such as in conditional branching

##### ALU Structure

The ALU is composed of several specialized functional units, each designed to handle a specific type of operation. These units work together, with their outputs integrated through a multiplexer (MUX) to produce the final ALU result. Below is a breakdown of the key components:

1. Arithmetic Unit:

* Purpose: Performs arithmetic operations like addition and subtraction.
* Inputs:

-Data inputs: RS0 and RS1 (register sources).

-Control signals: Signal of ADD, Signal of SUB, and Overflow.

* Outputs:

-Value: The result of the arithmetic operation.

-signal\_select\_arith\_op: A control signal for the MUX.

* Functionality: The Arithmetic Unit executes operations based on control signals. For example, an active Signal of ADD triggers the addition of RS0 and RS1, while Signal of SUB results in subtracting RS1 from RS0. The Overflow signal indicates if the result exceeds the representable range.

MULU: we use to multiplication unsigned number (32bit\*32bit) and remove multiplication of higher bits because want the output 32bit not 64bit, we use equation:


Let IN1 = A , IN2 = B  
  
A = Alo + Ahi \* 216   
B = Blo + Bhi \* 216  
A \* B = ( Alo \* Blo ) + (Alo \* Bhi \* 216 ) + ( Blo \* Ahi \* 216 ) + ( Ahi \* 216 \* Bhi \* 216 )  
 = ( Alo \* Blo ) + (Alo \* Bhi \* 216 ) + ( Blo \* Ahi \* 216 ) + ( Ahi \* Bhi \* 232 )

MUL: we used block (31bit\*31bit) and generate sign bit by XOR gate

Overflow:

-Add: when inputs the same sign and outputs the opposite sign and vice versa

-SUB: when the output sign is not logical



1. Logical Unit:

* Purpose: Executes logical operations such as AND, OR, and XOR.
* Inputs:

-Data inputs: RS0 and RS1.


-Control signals: Implied signals like Signal of AND (e.g., via Lo\_op).

* Outputs:

-Value: The result of the logical operation.

-signal\_select\_logic\_op: A control signal for the MUX.

* Functionality: This unit performs bitwise logical operations on RS0 and RS1, with the specific operation determined by control signals.



1. Shifter:

* Purpose: Handles shift operations, such as left shift or right shift.
* Inputs:

-Data inputs: RS0 and RS1.


-Shift amount: SAR0 and SAR1 (shift amount registers).

* Outputs:

-Value: The result of the shift operation.

-signal\_select\_shift\_op: A control signal for the MUX.

* Functionality: The Shifter adjusts the bit positions of the input data by an amount specified by SAR0 and SAR1, with the type of shift (e.g., logical or arithmetic) dictated by signals like sh-op.



1. Comparator:

* Purpose: Performs comparison operations to evaluate relationships between inputs.
* Inputs:


-Data inputs: RS0 and RS1.

* Outputs:

-Comparison flags: Smaller, Smaller\_Unsigned, Equal\_NotEqual, Greater\_Equal, Greater\_Equal\_Unsigned, and RD0\_or\_1.

-signal\_select\_comp\_op: A control signal for the MUX.

* Functionality: The Comparator generates flags indicating whether RS0 is less than, equal to, or greater than RS1, for both signed and unsigned interpretations. These flags, such as BLT (Branch if Less Than) or BEQ\_BNE (Branch if Equal or Not Equal), are vital for conditional branching.



**Multiplexer (MUX):**

* Purpose: Selects the final ALU output from the various units.
* Inputs: Value outputs from the Arithmetic Unit, Logical Unit, Shifter, and Comparator.
* Control Signal: select\_operation, derived from unit-specific control signals (e.g., signal\_select\_arith\_op).
* Output: Alu\_res, the final ALU result.

The MUX, labeled ALU\_result, ensures that the appropriate unit’s output is selected as the ALU’s result based on the operation being performed.

**Data Flow:**

The ALU’s data flow is primarily directional:

* Inputs: Enter from the left as RS0 and RS1 (data) and various control signals (e.g., signal\_ADD, ALU\_op).
* Processing: Each unit processes the inputs according to the active control signals.
* Output: The MUX combines the results, outputting Alu\_res on the right, while comparison flags are generated separately for control flow decisions.

**Control Signals:**

The ALU’s operation is governed by control signals from the CPU’s control unit, including:

* Operation Selectors: Ar\_op (arithmetic), Lo\_op (logical), sh-op (shift), com-op (comparison).
* Specific Signals: signal\_ADD, signal\_sub, etc.
* Primary Control: ALU\_op, which orchestrates the overall operation.

These signals configure the ALU for the required task, ensuring precise execution of instructions.

**Inputs and Outputs:**

* Inputs:


-Data: RS0, RS1, and shift amounts SAR0, SAR1.

-Control: Signals like signal\_ADD, signal\_sub, and ALU\_op.

* Outputs:


-Result: Alu\_res, the primary computational output.

-Flags: Comparison outputs like BLT, BGE, and Overflow, used for branching and status checking.





#### Instruction Memory

****

* **Overview**

The **Instruction Memory** is a vital component of the single-cycle processor that stores the program instructions and provides the necessary fields to the processor during execution. It is addressed using the **Program Counter (PC)** and outputs the decoded fields needed to control the datapath and execute operations properly.

Instruction Memory is structured to deliver all essential parts of an instruction simultaneously, ensuring that each cycle can execute one instruction efficiently.

**Inputs**

* **PC (Program Counter)**:  
  A 32-bit address input that specifies which instruction to fetch from memory. The PC is updated every clock cycle to point to the next instruction unless modified by jump, branch, or other control signals.
* **pcc**:  
  Additional input (likely representing a pipelined or next cycle PC value) feeding the memory module.

**Outputs**

* **Opcode**:  
  A 6-bit field representing the type of instruction to execute (e.g., arithmetic, load/store, branch).
* **RD**:  
  A 5-bit destination register field, specifying the register that will be written after instruction execution.
* **S1**:  
  A 5-bit source register field for the first operand.
* **S2**:  
  A 5-bit source register field for the second operand.
* **d\_ImmL**:  
  Immediate data loaded from the instruction, representing lower bits used in immediate-based operations.
* **F\_ImmU**:  
  An unsigned immediate field for specific types of operations needing zero-extension.
* **Imm16**:  
  A 16-bit immediate value, often used in load/store operations, branches, and some arithmetic instructions.


**Instruction Format**

Depending on the type of instruction (R-type, I-type, or J-type), different combinations of these fields are used.  
For example:

* R-Type instructions use Opcode, S1, S2, and RD.
* I-Type instructions use Opcode, S1, RD, and Immediate fields like Imm16.
* Specialized fields like F\_ImmU and d\_ImmL are used for fine-grained immediate control or extended operations.


**Design Considerations**

* **Parallel Output**:  
  All necessary fields are decoded and made available in parallel to minimize latency and streamline datapath control.
* **Flexibility**:  
  Fields like Imm16, d\_ImmL, and F\_ImmU provide flexibility for supporting multiple instruction types without complicating control logic.
* **Alignment**:  
  The PC input is word-aligned, ensuring correct instruction fetching and avoiding misaligned memory accesses.





#### Data Memory

****



**Overview**

The **Data Memory** module is responsible for storing and retrieving data during program execution. It interacts with load (LW) and store (SW) instructions, enabling the processor to work with external data beyond the register file.

Data Memory is **word-addressable** and operates synchronously with the system clock (CLK) to ensure reliable and coordinated memory access.

**Inputs**

* **Address**:  
  A 32-bit address input that specifies the memory location for the read or write operation. The address is typically calculated by the ALU based on the base register and offset.
* **RS2 (Data\_in)**:  
  The 32-bit data input that carries the value to be written into memory during a store (SW) operation.
* **MemRead**:  
  A control signal that enables a memory read operation. When MemRead is asserted, the data at the specified Address is read and output to the processor.
* **MemWrite**:  
  A control signal that enables a memory write operation. When MemWrite is asserted, the data on RS2 (Data\_in) is written into the memory at the specified Address.
* **CLK**:  
  The system clock that synchronizes memory write operations. Writes occur on the rising edge of the clock to ensure timing correctness.

**Outputs**


* **Data\_out**:  
  A 32-bit output that provides the data read from the memory when a load (LW) instruction is executed.

**Functional Behavior**

* **Load (Read Operation)**:
  + If MemRead = 1 and MemWrite = 0, the memory returns the data located at the specified Address onto the Data\_out bus.
* **Store (Write Operation)**:
  + If MemWrite = 1 and MemRead = 0, the value from RS2 (Data\_in) is written into the memory location specified by Address, synchronized with the clock edge.
* **Idle (No Operation)**:
  + If both MemRead = 0 and MemWrite = 0, no memory operation occurs, preserving the current state.


**Design Considerations**

* **Single-Ported Memory**:  
  This design uses a single port for both read and write operations, controlled via MemRead and MemWrite signals.
* **Synchronization**:
  + **Writes** are synchronized with CLK to avoid race conditions.
  + **Reads** are typically asynchronous (appearing after address is stabilized), but final latching happens in subsequent stages if needed.
* **Word Alignment**:  
  Addresses are expected to be word-aligned to ensure correct access to full 32-bit words.





#### Program Counter

****

##### PC Overview

The **Program Counter (PC)** is a fundamental component of the processor that keeps track of the current instruction's address. It is responsible for updating the instruction address every clock cycle and correctly handling jumps, branches, and procedure calls.

In this design, the PC is flexible and supports:

* Normal sequential instruction execution (PC + 1),
* Conditional branching,
* Register-based jumping (JALR instructions).

#### Inputs

* ImmU\_F:  
  Upper part of the immediate value used in branch address calculations.
* ImmU:  
  Full unsigned immediate value used for calculating branch targets.
* RD:  
  Destination register address, primarily used during jump and link operations (JALR).
* ImmL:  
  Lower part of the immediate value for building complete branch offsets.
* CLK:  
  Clock signal controlling PC updates. The PC changes at the rising edge of the clock.
* Branch:  
  A control signal that, when asserted, enables branching to a new address calculated using immediate values.
* JALR:  
  A control signal for performing a jump and link to a register address plus an immediate offset.
* RS1 Signal:  
  Carries the value of the RS1 register, necessary for dynamic branch or jump address calculations.
* RS1\_value:  
  The 32-bit value read from the RS1 register, used specifically for JALR jumps.
* Imm16:  
  A 16-bit immediate value that is used in address calculations during branching or jumping.

**Outputs**


* Address:  
  The 32-bit next instruction address output, used to fetch the next instruction.
* PC+1:  
  The incremented program counter value, typically used in normal sequential execution when no branch or jump is taken.
* pcc:  
  Represents the current program counter value (before incrementing or jumping), often used for monitoring or pipeline forwarding.
* pc-1:  
  Represents the decremented program counter value if needed (used mainly in error checking or specialized addressing).

##### PC structure & datapath

The **Program Counter (PC)** module is carefully structured to support flexible instruction flow within a single clock cycle. Its design enables normal sequential execution, conditional branching, and register-based jumps (e.g., JALR) while maintaining synchronization with the system clock.

**Internal Structure**

* **Register Unit**:  
  The core of the PC module is a 32-bit register that stores the current instruction address. It updates either sequentially (PC + 1) or with a branch/jump target.
* **Address Calculation Unit**:
  + For normal execution, the PC simply increments by 1.
  + For branching, the immediate fields (ImmU, ImmL) are combined and sign-extended to generate the branch offset.
  + For JALR jumps, the PC is set to the sum of RS1\_value and Imm16.
* **Multiplexers (MUXs)**:  
  Multiplexers are used to select the next PC value:
  + Between PC + 1, branch target address, or Branch address.
  + Controlled based on Branch and JALR signals.
* **Control Logic**:
  + Evaluates whether the PC should simply increment, branch, or jump based on the active control signals.
  + Ensures smooth flow and accurate redirection of the instruction fetch address.



The **PC Datapath** integrates seamlessly into the overall processor datapath, providing the address for instruction fetch and supporting conditional control flow.

**Normal Instruction Flow**

1. The PC holds the address of the current instruction.
2. Each clock cycle (unless otherwise controlled), the PC value increments by 1
3. The incremented PC (PC+1) is fed back into the PC register for the next instruction fetch.

**Branch Flow**


1. If a branch condition is satisfied (evaluated by the ALU and Branch Control Unit), the Branch control signal is asserted.
2. The immediate fields (ImmU, ImmL) are sign-extended and added to the current PC value.
3. The resulting branch address replaces the current PC value on the next clock cycle, causing a jump to a new instruction.

**JALR (Jump and Link Register) Flow**

1. When a JALR instruction is executed, the JALR signal is asserted.
2. The branch target address is calculated by adding the value of RS1\_value and the Imm16 immediate field.
3. This address is loaded into the PC, effectively performing a jump to a computed location (often used for function calls).



#### Data Path



**Understanding the Datapath of a Processor:**

The data path of a processor is a critical component that outlines how data flows through various functional units during the execution of instructions. Based on the provided image attachment descriptions, this response presents a comprehensive overview of the data path, focusing on its structure, key components, and operational flow. This data path likely represents a simplified RISC (Reduced Instruction Set Computer) architecture, such as MIPS or RISC-V, and includes all essential elements for instruction processing.

**Overview of the Datapath:**

The data path is the hardware framework that facilitates the execution of instructions in a processor. It consists of interconnected components that handle data movement and computation across five primary stages:

1. Instruction Fetch: Retrieving the instruction from memory.
2. Instruction Decode: Interpreting the instruction and preparing operands.
3. Execution: Performing the required computation or operation.
4. Memory Access: Reading from or writing to memory if needed.
5. Write-Back: Storing the result back into the register file.

These stages are executed in a synchronized manner, typically governed by a clock signal (CLK), with control signals directing the flow of data through the data path.

**Key Components of the Datapath:**

1. Program Counter (PC):

* Function: Holds the memory address of the next instruction to be fetched.
* Inputs: Updated by sequential increments, branch targets, or jump addresses (e.g., "Branch," "JALR," "ALU Result").
* Outputs: Sends the address to the Instruction Memory.
* Role: Initiates the fetch stage and manages control flow for branches and jumps (e.g., "BLT" for Branch if Less Than, "BEQ" for Branch if Equal).

1. Instruction Memory:

* Function: Stores the program instructions and retrieves the instruction at the address provided by the PC.
* Inputs: Address from the PC.
* Outputs: Instruction sent to the Register File and Control Unit for decoding.
* Role: Provides the raw instruction data for processing.

1. Register File:

* Function: A set of 32 registers (R0–R31) that store operands and results.
* Structure:

-Two read ports (RS1, RS2) for fetching operand values.

-One write port (RD) for storing results.

* Control Signals:

-"RegWrite": Enables writing to the register file.

-"ReadReg1," "ReadReg2," "WriteReg": Specify register addresses.

* Role: Supplies operands to the ALU and receives results from computations or memory.

1. Arithmetic Logic Unit (ALU):

* Function: Performs arithmetic, logical, shift, and comparison operations.
* Structure:
* Comprises specialized units:
* Arithmetic Unit: Handles operations like addition ("Signal of ADD") and subtraction ("Signal of SUB").
* Logical Unit: Performs operations like AND ("Signal of AND") and OR.
* Shifter: Manages bit-shifting operations (e.g., left shift, right shift).
* Comparator: Evaluates conditions (e.g., "Smaller," "Equal\_NotEqual") for branches.
* A multiplexer (MUX) selects the output from these units based on the operation.
* Inputs:
* Operand A: From RS1.
* Operand B: From RS2 or an immediate value (via MUX).
* Outputs:
* "ALU Result": The computed result.
* Flags: "Overflow," "Zero," etc., for control flow decisions.
* Control Signals: "ALUop" from the ALU Control unit dictates the operation type.

1. ALU Control Unit:

* Function: Decodes the instruction’s opcode and function codes to generate ALU control signals.
* Inputs: Opcode and function fields from the instruction.
* Outputs: Signals like "Signal of ADD," "Signal of SUB," and "signal\_select\_arith\_op" to control the ALU.
* Role: Ensures the ALU performs the correct operation for the instruction.

1. Data Memory:

* Function: Manages load and store operations for data access.
* Inputs:
* Address: From the ALU result (e.g., for address calculations).
* Write Data: From the Register File (for stores).
* Outputs: Read Data to the Register File (for loads).
* Control Signals:

-"MemRead": Enables reading from memory.

-"MemWrite": Enables writing to memory.

* Role: Facilitates data storage and retrieval during memory-related instructions.

1. Multiplexers (MUX):

* Function: Direct data flow between multiple sources based on control signals.
* Key Instances:

-ALU Input MUX: Selects between RS2 and an immediate value for the ALU’s second operand ("ALUSrc").

-Write-Back MUX: Chooses between the ALU result and Data Memory output for writing to the Register File.

-PC MUX: Determines the next PC value (sequential, branch target, or jump target).

* Role: Provides flexibility in routing data through the datapath.

1. Control Unit:

* Function: Decodes the instruction and generates control signals to orchestrate the data path.
* Inputs: Opcode from the Instruction Memory.
* Outputs: "RegWrite," "MemRead," "MemWrite," "ALUSrc," "Branch," "ALUop," etc.
* Role: Acts as the conductor, ensuring each component performs its task at the right time.

1. Immediate Generation:

* Function: Extracts and sign-extends immediate values from the instruction (e.g., for "ADDI" or load/store offsets).
* Outputs: Immediate value ("Imm") sent to the ALU via a MUX.
* Role: Supports instructions requiring constant values.

**Data Flow Through the Datapath:**

The data path operates in a structured sequence to execute instructions:

1. Instruction Fetch:

* The PC sends an address to the Instruction Memory.
* The fetched instruction is sent to the Control Unit and Register File.

1. Instruction Decode:

* The Control Unit decodes the instruction and generates control signals.
* The Register File reads operands from RS1 and RS2 based on the instruction’s register fields.

1. Execution:

* The ALU performs the operation (e.g., addition, comparison) using operands from the Register File or an immediate value.
* For branch instructions, the comparator evaluates conditions (e.g., "BLT," "BEQ") and updates the PC if necessary.

1. Memory Access:

* For load/store instructions, the ALU result serves as the memory address.
* Data Memory reads ("MemRead") or writes ("MemWrite") data as directed.

1. Write-Back:

* The result (from the ALU or Data Memory) is written back to the Register File via a MUX, controlled by "RegWrite."

**Control Signals and Their Roles:**

Control signals synchronize and direct the datapath’s operations:

* RegWrite: Enables writing to the Register File.
* ALUSrc: Selects the ALU’s second operand (RS2 or immediate).
* MemRead/MemWrite: Control Data Memory access.
* Branch: Triggers PC updates for conditional branches.
* ALUop: Specifies the ALU operation (e.g., ADD, SUB, AND).

The clock signal (CLK) ensures these operations occur in a timed sequence, particularly for sequential elements like the PC and Register File.

**Branch and Jump Handling:**

The data path supports control flow instructions:

* Branches: Instructions like "BLT" (Branch if Less Than), "BEQ" (Branch if Equal), and "BNE" (Branch if Not Equal) use the ALU’s comparator outputs ("Smaller," "Equal\_NotEqual") to decide whether to update the PC with a branch target address.
* Jumps: Instructions like "JALR" (Jump and Link Register) set the PC to a computed address, often from the ALU result.



#### 

#### Control Units

Control units generate required signals which determine suitable data path to execute each instruction in the processor.

We have 3 control units each one generates special signals as follow:

1. Main Control Unit

Signals: (RegWrite, MemRead, MemWrite, ALUctrl, Mux\_Extender, Mux\_S2\_Imm16, Mux\_SA\_RS2, Mux\_RD1, Mux\_RD2)

1. ALU Control Unit

Signals: ( Signal\_OF\_ADD, Signal\_OF\_SUB, , Arthi\_op, Logical\_op, Shifter\_op, Comparator\_op, ALU\_op )

1. PC Control Unit

Signals: ( Branch, JALR)



### Main Control Unit

##### Overview

The main control unit is a fundamental component of a processor or microcontroller architecture, often considered the "brain" of the system. It is responsible for decoding instructions and generating the control signals necessary to execute those instructions by coordinating the processor's data path components, such as the register file, memory, and Arithmetic Logic Unit (ALU). Below is a detailed overview of its structure, functionality, and role based on the provided descriptions.

**Datapath Interaction**

The main control unit orchestrates the processor's datapath by sending control signals to:

Register File: RegWrite enables writes, while Mux\_RD1 and Mux\_RD2 select source registers.

Memory: MEM\_Read and MEM\_Write control data access.

ALU: ALU\_Ctrl dictates the operation, ensuring correct computation or comparison.


For instance, in a load instruction (LW):

MEM\_Read fetches data from memory.

RegWrite stores it in the register file.

Mux\_S2\_Imm16 selects the immediate offset for the memory address.

##### Structure



**Key Components and Functionality**

1. Input: OpCode

* The main control unit receives the OpCode (operation code) as its primary input, typically extracted from the instruction register. The OpCode specifies the operation to be performed, such as arithmetic (e.g., ADD, SUB), memory access (e.g., LW, SW), or branching (e.g., BEQ, BNE).
* This input drives the control unit's logic to determine the appropriate control signals for the current instruction.


1. Outputs: Control Signals

* The control unit generates several critical control signals to manage the processor's operations:
* RegWrite: Enables writing data to a register, used after operations like arithmetic calculations or loading data from memory (e.g., set to 1 for LW, ADD).
* MEM\_Read: Allows the processor to read data from memory, essential for load instructions (e.g., set to 1 for LW).
* MEM\_Write: Permits writing data to memory, used in store instructions (e.g., set to 1 for SW).
* ALU\_Ctrl: Specifies the operation the ALU should perform (e.g., addition, subtraction, logical AND), tailored to the instruction type.
* Multiplexer Signals (Mux): Control various multiplexers to select data paths or sources, such as:
* Mux\_Extender: Manages sign or zero extension of immediate values (e.g., for ADDI, SLTI).
* Mux\_S2\_Imm16: Chooses between a register value and a 16-bit immediate value (e.g., set to 1 for immediate-based instructions like ADDI).
* Mux\_SA\_RS2: Selects between a shift amount (SA) or a register source (RS2) (e.g., set to 1 for SLL, SRL).
* Mux\_RD1 and Mux\_RD2: Determine register data inputs for operations requiring multiple registers.

1. Internal Logic

* The control unit employs combinational logic, such as AND gates, to decode the OpCode into specific control signal patterns. For example:
* A unique OpCode bit pattern triggers specific AND gate outputs, activating signals like RegWrite or MEM\_Read.
* Multiplexers (Mux) are integrated to route data or control signals dynamically, enhancing flexibility for different instruction types (e.g., R-type, I-type).

##### Truth Table

****

**Instruction-Specific Behavior**

The control unit tailors its outputs based on the instruction being executed. Here are examples from the provided table:

1. Arithmetic Instructions (e.g., ADD, SUB, SLL):

* ADD: ALU\_Ctrl set to perform addition, RegWrite = 1 to store the result, Mux\_S2\_Imm16 = 0 (uses register value).
* SLL: ALU\_Ctrl for shift left, Mux\_SA = 1 (shift amount selected), RegWrite typically enabled.
* Common traits: No memory access (MEM\_Read = 0, MEM\_Write = 0).

1. Memory Instructions:

* LW (Load Word): MEM\_Read = 1 to fetch data from memory, RegWrite = 1 to store it in a register, Mux\_S2\_Imm16 = 1 (immediate offset used).
* SW (Store Word): MEM\_Write = 1 to write to memory, Mux\_S2\_Imm16 = 1, no register write (RegWrite = 0).

1. Branch Instructions (e.g., BEQ, BNE):

* ALU\_Ctrl performs a comparison (e.g., subtraction to check equality), no register or memory writes (RegWrite = 0, MEM\_Read = 0, MEM\_Write = 0).
* The control unit manages branch logic to update the program counter if conditions are met.

1. Immediate Instructions (e.g., ADDI, SLTI):

* ALU\_Ctrl set for the operation, Mux\_S2\_Imm16 = 1 to use the immediate value, RegWrite = 1 to store the result.

**Observations from the Table**

* The table splits instructions into two groups based on ALU\_Ctrl (0 or 1), possibly indicating different instruction sets or modes:
* ALU\_Ctrl = 0: Basic operations (e.g., ADD, SLL) with register-based operands.
* ALU\_Ctrl = 1: Immediate-based or memory/branch instructions (e.g., ADDI, LW, BEQ). 

### ALU Control Unit

##### 

##### Overview

The ALU control unit serves as the "conductor" of the ALU, determining what operation it should perform based on the instruction being executed. It receives inputs from the instruction—typically the opcode and, in some cases, additional function codes—and generates a set of control signals that configure the ALU accordingly. These operations can include:

* Arithmetic: Addition (ADD), subtraction (SUB), etc.
* Logical: AND, OR, XOR, NOR, etc.
* Shifts: Shift left logical (SLL), shift right logical (SRL), etc.
* Comparisons: Set less than (SLT), set less than unsigned (SLTU), etc.

The control unit ensures that the ALU executes the correct operation by producing signals like "Signal\_of\_ADD" or "Signal\_of\_SUB" for arithmetic tasks or broader signals like "ALU\_Ctrl" to specify the operation type. This process is essential for enabling the processor to handle a wide variety of instructions efficiently.

##### Structure

##### 

The ALU control unit is typically implemented as a combinational logic circuit, meaning its outputs depend solely on its current inputs, with no memory or clock dependency. Its structure can be broken down into the following key elements:

1. Inputs:

* Opcode: Derived from the instruction, this field identifies the type of operation (e.g., arithmetic, logical, memory access).
* Function Code: For certain instructions (e.g., R-type in MIPS or RISC-V), this provides additional specificity about the operation (e.g., ADD vs. SUB within arithmetic instructions).
* These inputs are often multi-bit fields, such as a 6-bit opcode or a 6-bit funct field, depending on the architecture.

1. Logic Circuitry:


* The unit uses a network of logic gates—AND, OR, NOT, etc.—to decode the inputs and produce the appropriate control signals.
* For example, an AND gate might combine specific opcode bits to activate the "Signal\_of\_ADD" output, while an OR gate could enable multiple logical operations based on a broader instruction type.

1. Outputs:

* ALU Operation Code: A multi-bit signal (e.g., 2-bit or 3-bit, such as "ALU operation [1:0]") that specifies the exact operation for the ALU (e.g., 00 for ADD, 01 for SUB, 10 for AND).
* Specific Control Signals: Outputs like "Signal\_of\_ADD," "Signal\_of\_SUB," "Logical\_op," "Shifter\_op," and "Comparator\_op" directly instruct the ALU’s functional units.
* Multiplexer Control Signals: Signals to control multiplexers in the datapath (e.g., "Mux\_S2\_Imm16," "Mux\_RD1") that select operands or data sources.

The structure is designed to map each instruction type to a unique combination of control signals, ensuring that the ALU performs the intended operation. For instance, an ADD instruction might set "Signal\_of\_ADD" to 1 and "Signal\_of\_SUB" to 0, while an AND instruction activates "Logical\_op" with a specific configuration.

**Truth Table**

**Operation-Specific Behavior**

The ALU control unit’s behavior varies depending on the instruction type:

1. Arithmetic Instructions (e.g., ADD, SUB, ADDI):

* Sets the ALU to perform addition or subtraction.
* Example: For ADD, "Signal\_of\_ADD = 1," "Signal\_of\_SUB = 0," and "ALU operation = 00."

1. Logical Instructions (e.g., AND, OR, XOR):

* Configures the ALU for bitwise operations.
* Example: For AND, "signal select logical op(1:0) = 00," directing the ALU to perform a bitwise AND.

1. Shift Instructions (e.g., SLL, SRL, SRA):

* Activates the shifter logic with signals like "signal select shifter op(1:0)."
* Example: For SLL, "signal select shifter op(1:0) = 01."

1. Comparison Instructions (e.g., SLT, SLTI):

* Enables the comparator logic to evaluate conditions.
* Example: For SLT, "signal select SLT\_EQ(1:0) = 10."

1. Memory Access Instructions (e.g., LW, SW):

* Uses the ALU for address calculation (base + offset).
* Example: For LW, "ALU\_Ctrl = 1" (addition), with "MEM\_Read = 1" and "RegWrite = 1."


1. Branch Instructions (e.g., BEQ, BNE):

* The ALU compares register values, with the control unit setting it for subtraction to check equality or other conditions.



### PC Control Unit


**Overview**

The PC Control Unit is a specialized component within the processor's control unit, dedicated to managing the Program Counter (PC). Its primary responsibility is to determine the next PC value, ensuring the correct sequence of instruction execution. This involves handling different execution flows:

* Sequential Execution: The PC is incremented by 4 (assuming 32-bit instructions) to fetch the next instruction in sequence.
* Conditional Branches: The PC is updated to a target address if a condition (e.g., equality or comparison) is met, such as in instructions like BEQ (Branch if Equal) or BLT (Branch if Less Than).
* Unconditional Jumps: The PC is set to a specific target address, as in JALR (Jump and Link Register), which also saves a return address for subroutine calls.
* Exceptions: Though less detailed here, the PC may be redirected to an exception handler address in some cases.

The PC Control Unit interprets the instruction opcode and evaluates conditions to generate control signals that dictate these updates, making it a critical driver of program flow.

**Structure**



The PC Control Unit comprises combinational logic and selection mechanisms that process inputs and produce outputs to update the PC. Its structure can be broken down into the following key elements:

##### Instruction Decoding Logic:

##### Inputs: Receives the opcode and possibly function codes from the instruction fetched via the PC (e.g., from the Instruction Register, IR[31:0]).

##### Function: Decodes the instruction to identify its type—sequential, branch, or jump. For example, instructions like BEQ or JALR trigger specific PC update paths.

##### Evidence: Tables and diagrams indicate mappings of instructions (e.g., ADD, BEQ) to control signals, showing how opcodes are interpreted.

##### Condition Evaluation Logic:

##### Inputs: For conditional branches, it uses results from the ALU or status flags (e.g., zero flag for equality, sign flag for comparisons).

##### Function: Evaluates branch conditions such as equality (BEQ), inequality (BNE), or comparisons (BLT, BGE). For instance, BEQ checks if two registers are equal, often via an ALU subtraction yielding zero.

##### Evidence: Outputs like BEQ, BNE, BLT, and BGEU are generated based on instruction bits and ALU results, as seen in branch condition logic diagrams.

##### Multiplexer Control:

##### Components: Controls a multiplexer that selects the next PC value from multiple sources:

##### - PC + 4: Default for sequential execution.

##### - Branch Target Address: Calculated as PC + offset for taken branches.

##### - Jump Target Address: A register value plus offset (e.g., for JALR) or a direct address.

##### Function: Generates select signals for the multiplexer based on the instruction type and condition outcomes.

##### Evidence: Multiplexers (e.g., Mux Extender, Mux RD) are shown selecting data paths, with control signals like "Branch" and "JALR" directing the choice.

##### Control Signal Outputs:

##### Outputs: Signals such as "Branch" (for conditional branches) and "JALR" (for jumps) dictate the PC update mechanism.

##### Function: These signals interface with the datapath to enact the decided PC value.

##### Evidence: Diagrams show outputs like "Branch" and "JALR" emanating from the PC Control Unit, influencing downstream components.

##### Truth Table

**Example: Processing a Branch Instruction (BEQ):**

To illustrate, consider the execution of a BEQ (Branch if Equal) instruction:

**1. Instruction Fetch:** The PC addresses the BEQ instruction in memory, loading it into the IR.

**2. Decoding:** The PC Control Unit identifies the BEQ opcode, signaling a conditional branch.

**3. Condition Evaluation:** The ALU subtracts two register values; if the result is zero (equal), the zero flag is set.

**4. Control Signal:** If the condition is true, the PC Control Unit sets the "Branch" signal to 1 and calculates the branch target (PC + offset).

**5. Multiplexer Selection:** The multiplexer selects the branch target; otherwise, it defaults to PC + 4.

**6. PC Update: The chosen value updates the PC, fetching either the branch target or the next sequential instruction.**

**This process exemplifies the PC Control Unit’s role in managing control flow within the datapath.**

## Simulation & Testing

#### Instructor Test Code.

|  |  |  |  |
| --- | --- | --- | --- |
| **NO** | **Instruction** | **Hexa** | **Expected Value** |
| 1 | SET R1, 0x0001 | 0001004D | R1 = 0x00000001 |
| 2 | SW R1, 0(R0) | 00010011 | Mem[0] = 0x00000001 |
| 3 | SW R1, 1(R0) | 00010051 | Mem[1] = 0x00000001 |
| 4 | SET R2, 0x000A | 000A008D | R2 = 0x0000000A |
| 5 | SW R2, 2(R0) | 00020091 | Mem[2] = 0x0000000A |
| 6 | SET R3, 0x1289 | 128900CD | R3 = 0x00001289 |
| 7 | SSET R3, 0x45AC | 45AC00CE | R3 = 0x128945AC |
| 8 | SW R3, 60(R0) | 00230711 | Mem[60] = 0x128945AC |
| 9 | SET R4, 0x0500 | 0500010D | R4 = 0x00000500 |
| 10 | SSET R4, 0x7342 | 7342010E | R4 = 0x05007342 |
| 11 | SW R4, 61(R0) | 00240751 | Mem[61] = 0x05007342 |
| 12 | SET R1, 0x0384 | 0384004D | R1 = 0x00000384 |
| 13 | SET R8, 0x1234 | 1234020D | R8 = 0x00001234 |
| 14 | SSET R8, 0x5678 | 5678020E | R8 = 0x12345678 |
| 15 | ADDI R5, R1, 20 | 00140945 | R5 = R1 + 20 = 0x398 |
| 16 | XOR R3, R1, R5 | 012508C0 | R3 = R1 ^ R5 = 0x1c |
| 17 | ADD R4, R8, R3 | 00834100 | R4 = R8 + R3 = 0x12345694 |
| 18 | LW R1, 0(R0) | 00000050 | R1 = Mem[0] = 0x00000001 |
| 19 | LW R2, 1(R0) | 00010090 | R2 = Mem[1] = 0x00000001 |
| 20 | LW R3, 2(R0) | 000200D0 | R3 = Mem[2] = 0x0000000A |
| 21 | SUB R4, R4, R4 | 00A42100 | R4 = 0 |
| 22 | Loop1:ADD R4, R2, R4 | 00841100 | R4 += R2 |
| 23 | SLT R6, R2, R3 | 00C31180 | R6 = (R2 < R3) ? 1 : 0 |
| 24 | BEQ R6, R0, done | 000030D2 | if R6 == 0 → done |
| 25 | ADD R2, R1, R2 | 00820880 | R2 += R1 |
| 26 | BEQ R0, R0, Loop1 | FFE00712 | unconditional jump to Loop1 |
| 27 | done: SW R4, 0(R0) | 00040011 | Mem[0] = R4 = 0x37 |
| 28 | MUL R10, R2, R3 | 01A31280 | R10 = R2 \* R3=0x64 |
| 29 | SRL R14, R10, R4 | 00245380 | R14 = R10 >> R4 (logical) = 0 |
| 30 | SRA R15, R10, R4 | 004453C0 | R15 = R10 >> R4 (arith) = 0 |
| 31 | RORI R26, R14, 5 | 00057684 | R26 = ROR(R14, 5) = 0 |
| 32 | JALR R7, R0, func | 002501CF | Jump to func, save PC+1 in R7ٍ |
| 33 | SET R9, 0x4545 | 4545024D | R9 = 0x00004545 |
| 34 | SET R10, 0x4545 | 4545028D | R10 = 0x00004545 |
| 35 | BGE R10, R9, L1 | 00095095 | Branch if R10 >= R9 (taken) |
| 36 | ANDI R23, R1, 0xFFFF | FFFF0DCB | R23 = R1 & 0x0000FFFF (skiped) |
| 37 | L1: BEQ R0, R0, L1 | 00000012 | Infinite loop (halt) |
| 38 | func: OR R5, R2, R3 | 01431140 | R5 = R2 | R3 = 0xa |
| 39 | LW R1, 0(R0) | 00000050 | R1 = Mem[0] = 0x37 |
| 40 | LW R2, 5(R1) | 00050890 | R2 = 0x128945AC |
| 41 | LW R3, 6(R1) | 000608D0 | R3 = Mem[R1 + 6] = 0x05007342 |
| 42 | AND R4, R2, R3 | 01631100 | R4 = R2 & R3 = 0x4100 |
| 43 | SW R4, 0(R0) | 00040011 | Mem[0] = R4 |
| 44 | JALR R0, R7, 0 | 0000380F | Return to caller (JR R7) |



We decode each program according to the format of each instruction type (R- Type, I-Type and SB-Type), after that we decode it to binary number

##### Instructor Code Description

**SET R1, 0x0001**

Sets register R1 to the value 0x00000001 (1 in decimal). The SET instruction assigns a 16-bit immediate value, zero-extended to 32 bits, to the specified register.

**SW R1, 0(R0)**

Stores the value in R1 (0x00000001) into memory at address 0 + R0. Since R0 is 0, this writes 0x00000001 to memory address 0.

**SW R1, 1(R0)**

Stores the value in R1 (0x00000001) into memory at address 1 + R0 (memory address 1).

SET R2, 0x000A

Sets R2 to 0x0000000A (10 in decimal).

**SW R2, 2(R0)**

Stores the value in R2 (0x0000000A) into memory at address 2 + R0 (memory address 2).

**SET R3, 0x1289**

Sets R3 to 0x00001289 (4745 in decimal).

**SSET R3, 0x45AC**

Modifies R3 by shifting its current lower 16 bits (0x1289) to the upper 16 bits and setting the lower 16 bits to 0x45AC. Result: R3 = 0x128945AC.

**SW R3, 60(R0)**

Stores the value in R3 (0x128945AC) into memory at address 60 + R0 (memory address 60).

**SET R4, 0x0500**

Sets R4 to 0x00000500 (1280 in decimal).

**SSET R4, 0x7342**

Shifts R4’s lower 16 bits (0x0500) to the upper 16 bits and sets the lower 16 bits to 0x7342. Result: R4 = 0x05007342.

**SW R4, 61(R0)**

Stores the value in R4 (0x05007342) into memory at address 61 + R0 (memory address 61).

**SET R1, 0x0384**

Sets R1 to 0x00000384 (900 in decimal).

SET R8, 0x1234

Sets R8 to 0x00001234 (4660 in decimal).

**SSET R8, 0x5678**

Shifts R8’s lower 16 bits (0x1234) to the upper 16 bits and sets the lower 16 bits to 0x5678. Result: R8 = 0x12345678.

**ADDI R5, R1, 20**

Adds the immediate value 20 (0x14) to R1 (0x00000384). Result: R5 = 0x00000384 + 0x14 = 0x00000398 (920 in decimal).

**XOR R3, R1, R5**

Performs a bitwise XOR between R1 (0x00000384) and R5 (0x00000398). Result: R3 = 0x0000001C (28 in decimal).

**ADD R4, R8, R3**

Adds R8 (0x12345678) and R3 (0x0000001C). Result: R4 = 0x12345694.

**LW R1, 0(R0)**

Loads the value from memory address 0 + R0 (memory[0], which is 0x00000001) into R1. R1 = 0x00000001.

**LW R2, 1(R0)**

Loads the value from memory address 1 + R0 (memory[1], which is 0x00000001) into R2. R2 = 0x00000001.

**LW R3, 2(R0)**

Loads the value from memory address 2 + R0 (memory[2], which is 0x0000000A) into R3. R3 = 0x0000000A.

SUB R4, R4, R4

Subtracts R4 from itself. Result: R4 = 0x00000000 (0 in decimal).

**Loop1: ADD R4, R2, R4**

Adds R2 to R4 and stores the result in R4. This is the start of a loop (see below). Initially, R4 = 0x00000001 (R2 = 1, R4 = 0).

**SLT R6, R2, R3**

Sets R6 to 1 if R2 < R3, otherwise 0. Initially, R2 (0x00000001) < R3 (0x0000000A), so R6 = 1.

**BEQ R6, R0, done**

Branches to label "done" if R6 equals R0 (0). If R6 = 1, no branch occurs, and execution continues.

**ADD R2, R1, R2**

Adds R1 (0x00000001) to R2 and stores the result in R2. Initially, R2 becomes 0x00000002 (2 in decimal).

BEQ R0, R0, Loop1

Unconditional branch back to "Loop1" (instruction 22) since R0 always equals R0.

**done: SW R4, 0(R0)**

Stores R4 (0x00000037) into memory at address 0 + R0 (memory[0]).

**MUL R10, R2, R3**

Multiplies R2 (0x0000000B) and R3 (0x0000000A). Result: R10 = 0x0000006E (110 in decimal). Note: Thinking trace assumes R2 = 0x0A, but after the loop, R2 = 0x0B.

SRL R14, R10, R4

Shifts R10 (0x0000006E) right logically by R4 (0x00000037) bits. Since 0x37 = 55 > 32, the result is 0x00000000 in R14.

**SRA R15, R10, R4**

Shifts R10 (0x0000006E) right arithmetically by R4 (0x00000037) bits. Since the shift exceeds 32 bits, the result is 0x00000000 in R15 (positive number, no sign extension effect).

**RORI R26, R14, 5**

Rotates R14 (0x00000000) right by 5 bits. Result: R26 = 0x00000000 (no change, as it’s all zeros).

**JALR R7, R0, func**

Jumps to label "func" (instruction 33) and stores the address of the next instruction (33 + 1 = 34 in sequence) in R7. R0 = 0 specifies no offset.

**func: OR R5, R2, R3**

Performs a bitwise OR between R2 (0x0000000B) and R3 (0x0000000A). Result: R5 = 0x0000000B.

LW R1, 0(R0)

Loads the value from memory[0] (0x00000037) into R1. R1 = 0x00000037 (55 in decimal).

**LW R2, 5(R1)**

Loads the value from memory[R1 + 5] = memory[0x37 + 5] = memory[60] (0x128945AC) into R2. R2 = 0x128945AC.

**LW R3, 6(R1)**

Loads the value from memory[R1 + 6] = memory[0x37 + 6] = memory[61] (0x05007342) into R3. R3 = 0x05007342.

AND R4, R2, R3

Performs a bitwise AND between R2 (0x128945AC) and R3 (0x05007342). Result: R4 = 0x00004100.

**SW R4, 0(R0)**

Stores R4 (0x00004100) into memory at address 0 + R0 (memory[0]).

**JALR R0, R7, 0**

Jumps to the address stored in R7 (instruction 40), effectively returning from the function. R0 as the link register means no new return address is saved.

**SET R9, 0x4545**

Sets R9 to 0x00004545 (17733 in decimal).

**SET R10, 0x4545**

Sets R10 to 0x00004545 (17733 in decimal).

**BGE R10, R9, L1**

Branches to label "L1" (instruction 44) if R10 (0x00004545) >= R9 (0x00004545). Since they are equal, the branch is taken, skipping instruction 43.

ANDI R23, R1, 0xFFFF

(Skipped due to branch) Would perform a bitwise AND between R1 (0x00000037) and 0x0000FFFF, storing the result in R23.

**L1: BEQ R0, R0, L1**

Unconditional branch to itself (R0 always equals R0), creating an infinite loop. Execution halts here.

**Execution Flow Summary:**

1. **Initialization (1–20)**: Sets up registers and memory with initial values.
2. **Loop (22–26)**: Sums numbers 1 to 10 into R4 (result: 0x00000037), stored in memory[0] at "done".
3. **Post-Loop Operations (28–31)**: Performs arithmetic and shift operations, mostly resulting in zeros due to large shift amounts.
4. **Function Call (32–39)**: Jumps to "func", performs logical operations, and updates memory[0] to 0x00004100.
5. **Final Branch (42–44)**: Compares equal values, branches to L1, and enters an infinite loop.

* Array Test Code Description:

|  |  |  |  |
| --- | --- | --- | --- |
| **NO** | **Instruction** | **Hexa** | **Expected Value** |
| 1 | SET R20, 0x0020 | 0020050D | R20 = 0x00000020 (base address for array) |
| 2 | SET R21, 8 | 0008054D | R21 = 8 (array length) |
| 3 | SET R1, 5 | 0005004D | R1 = 5 (array[0]) |
| 4 | SET R2, 10 | 000A008D | R2 = 10 (array[1]) |
| 5 | SET R3, 15 | 000F00CD | R3 = 15 (array[2]) |
| 6 | SET R4, 20 | 0014010D | R4 = 20 (array[3]) |
| 7 | SET R5, 25 | 0019014D | R5 = 25 (array[4]) |
| 8 | SET R6, 30 | 001E018D | R6 = 30 (array[5]) |
| 9 | SET R7, 35 | 002301CD | R7 = 35 (array[6]) |
| 10 | SET R8, 40 | 0028020D | R8 = 40 (array[7]) |
| 11 | SW R1, 0(R20) | 0001A011 | memory[0x20] = 5 |
| 12 | SW R2, 1(R20) | 0002A051 | memory[0x21] = 10 |
| 13 | SW R3, 2(R20) | 0003A091 | memory[0x22] = 15 |
| 14 | SW R4, 3(R20) | 0004A0D1 | memory[0x23] = 20 |
| 15 | SW R5, 4(R20) | 0005A111 | memory[0x24] = 25 |
| 16 | SW R6, 5(R20) | 0006A151 | memory[0x25] = 30 |
| 17 | SW R7, 6(R20) | 0007A191 | memory[0x26] = 35 |
| 18 | SW R8, 7(R20) | 0008A1D1 | memory[0x27] = 40 |
| 19 | JALR R30, R0, sum | 0014078F | Jump to sum (PC = 20), R30 = 13 (return) |
| 20 | BEQ R0, R0, 0 | 00000012 | Infinite loop (halt) |
| 21 | SET R22, 0 | 0000058D | R22 = 0 (sum) |
| 22 | SET R23, 0 | 000005CD | R23 = 0 (loop counter i) |
| 23 | BEQ R23, R21, +6 | 0015B992 | If i == 8, jump to PC = 22 (exit loop) |
| 24 | LW R24, 0(R20) | 0000A610 | R24 = memory[R20] (load array[i]) |
| 25 | ADD R22, R22, R24 | 0098B580 | R22 = R22 + R24 (sum += array[i]) |
| 26 | ADDI R20, R20, 1 | 0001A505 | R20 = R20 + 1 (next address) |
| 27 | ADDI R23, R23, 1 | 0001BDC5 | R23 = R23 + 1 (i++) |
| 28 | JALR R0, R0, 22 | 0016000F | Jump to PC = 16 (loop start) |
| 29 | JALR R0, R30, 0 | 0000F00F | Jump to R30 = 13 (return to halt) |

**Memory After Initialization**

* 0x20: 5
* 0x21: 10
* 0x22: 15
* 0x23: 20
* 0x24: 25
* 0x25: 30
* 0x26: 35
* 0x27: 40

**Sum Array Function (PC = 20 to 29)**

The sum\_array function computes the sum of the array elements and returns to the main section.

**Loop Operation**

* **Initial State**: R22 (sum) = 0, R23 (i) = 0, R20 = 0x20
* **Each Iteration**:
  1. Check if i == 8; if true, exit to PC = 22.
  2. Load array[i] from memory[R20] into R24.
  3. Add R24 to sum (R22).
  4. Increment R20 (next address).
  5. Increment i (R23).
  6. Jump back to PC = 16.
* **Iterations**:
  1. i = 0: sum = 0 + 5 = 5, R20 = 0x21
  2. i = 1: sum = 5 + 10 = 15, R20 = 0x22
  3. i = 2: sum = 15 + 15 = 30, R20 = 0x23
  4. i = 3: sum = 30 + 20 = 50, R20 = 0x24
  5. i = 4: sum = 50 + 25 = 75, R20 = 0x25
  6. i = 5: sum = 75 + 30 = 105, R20 = 0x26
  7. i = 6: sum = 105 + 35 = 140, R20 = 0x27
  8. i = 7: sum = 140 + 40 = 180, R20 = 0x28
  9. i = 8: Exit loop

**Final Result**

* After 8 iterations, R22 = 180 (0x000000B4).
* Execution returns to PC = 13, entering an infinite loop.



# 

# Part 2: Pipelined

# Processor

## Introduction

In the initial phase of our project, we developed a Single-Cycle Processor, meticulously analyzing its functionality and structure. However, a significant drawback of this processor was its considerable time delay. To address this limitation and optimize performance, we embarked on implementing a Pipelined processor. Pipelining is an implementation technique in which multiple instructions are overlapped in execution.

In our endeavor to transition from a Single-Cycle to a Pipelined processor several modifications were made to the existing architecture. Primarily, we introduced five distinct stages, each separated by Stage Registers, to facilitate pipelining. These stages encompassed Fetching, Decoding, Execution, Memory, and Write Back, enabling the parallel execution of multiple instructions.


However, the introduction of pipelining brought forth a new challenge: hazards, which could potentially disrupt the smooth flow of instructions through the pipeline. To mitigate these hazards, we integrated a Hazard Detect Forward and Stall Unit into our design,

ensuring the timely identification and resolution of any potential conflicts or dependencies among instructions.


In the subsequent sections, we will delve into the detailed structure and functionality of each component, elucidating their roles in the Pipelined processor and highlighting the optimizations achieved through this innovative design approach.




Pipeline Stages



* **Instruction Fetching (IF):**



The IF/ID stage (Instruction Fetch/Instruction Decode stage) is a vital part of a pipelined processor. It acts as a bridge between fetching an instruction from memory and decoding it for execution. This stage uses a pipeline register to hold the fetched instruction and the incremented Program Counter (PC) value, ensuring they are ready for the next stage. By enabling the processor to fetch new instructions while decoding and executing earlier ones, the IF/ID stage boosts overall performance.



**Key Components of the IF/ID Stage**

1. **Program Counter (PC)**
   * A register that stores the memory address of the instruction to be fetched.
   * It is incremented for sequential execution (e.g., moving to the next instruction) or updated for branches and jumps based on control logic.
2. **Instruction Memory**
   * Retrieves the 32-bit instruction from memory using the address provided by the PC.
3. **IF/ID Pipeline Register**
   * Stores the fetched instruction and the incremented PC value (e.g., PC+1).
   * Acts as a latch, holding these values between clock cycles to ensure a smooth handoff to the Instruction Decode (ID) stage.
4. **Control Signals**
   * **Stall**: Pauses the pipeline to resolve hazards, such as when an instruction depends on data not yet available.
   * **Kill**: Invalidates instructions in the pipeline, often due to branch mispredictions or jumps.
   * These signals manage instruction flow and prevent errors caused by pipeline hazards.

**How Data Flows Through the IF/ID Stage**

* **Instruction Fetch (IF)**
  + The PC supplies the address to the Instruction Memory, which outputs the corresponding 32-bit instruction.
  + For sequential execution, the PC is incremented (e.g., PC+1). For branches or jumps, it is updated based on control signals.
* **Storage in the IF/ID Register**
  + The fetched instruction and the incremented PC value are stored in the IF/ID pipeline register.
  + These values are latched, meaning they are held steady until the next clock cycle, ready to be passed to the ID stage.
* **Transition to Instruction Decode (ID)**
  + The ID stage receives the instruction and incremented PC from the IF/ID register.
  + It decodes the instruction to produce control signals (e.g., enabling register writes or memory reads) and retrieves operands from the register file.

**Role in Managing Pipeline Hazards**

The IF/ID stage is critical for handling pipeline hazards, ensuring instructions execute correctly:

* **Data Hazards**
  + If an instruction depends on data from a prior instruction that isn’t ready, the pipeline may stall using the Stall signal.
  + Forwarding mechanisms can sometimes provide the needed data without stalling, keeping the pipeline moving.
* **Control Hazards**
  + When a branch is taken or a jump occurs, the Kill signal flushes incorrect instructions from the pipeline.
  + Branch and jump logic update the PC to maintain the correct instruction sequence.
* **Instruction Decoding (ID):**


The Instruction Decode/Execute (ID/EX) stage is a pivotal part of a pipelined processor's architecture, serving as the bridge between decoding an instruction and preparing it for execution. Below is a comprehensive explanation of this stage, detailing its purpose, components, and data flow, ensuring a clear understanding of how it operates within a typical processor pipeline.

**Purpose of the ID/EX Stage**

The ID/EX stage has two primary objectives:

1. **Instruction Decoding**: It interprets the instruction fetched from memory during the Instruction Fetch (IF) stage, identifying the operation to be performed and extracting necessary operands.
2. **Preparation for Execution**: It gathers the required data (e.g., register values, immediate values) and generates control signals, storing them in a pipeline register to pass to the Execute (EX) stage.

This stage ensures that the processor can process instructions concurrently by separating decoding from execution, enhancing performance through pipelining.



**Key Components**

The ID/EX stage involves several critical components that work together to decode instructions and prepare for execution:

* **Instruction Decoding Logic**: Analyzes the instruction's opcode to determine the operation (e.g., add, load, branch) and sets up control signals.
* **Register File**: A storage unit containing the processor's registers, accessed to retrieve source operand values.
* **Immediate Value Extraction**: Extracts and processes immediate values embedded in the instruction (e.g., offsets or constants).
* **Sign Extension Unit**: Extends immediate values to match the processor's data width (e.g., from 16 bits to 32 bits).
* **Control Unit**: Generates control signals based on the instruction type to guide the ALU, memory, and register operations in subsequent stages.
* **ID/EX Pipeline Register**: A temporary storage buffer that holds decoded data and control signals, ensuring they are available for the EX stage.

**Data Flow in the ID/EX Stage**

Here’s a step-by-step breakdown of how data flows through the ID/EX stage:

1. **Input from the IF Stage**:
   * The instruction, fetched during the IF stage, is stored in the IF/ID pipeline register and passed to the ID/EX stage as a binary word (e.g., 32 bits in a RISC architecture like MIPS).
2. **Instruction Decoding**:
   * The opcode (operation code) is extracted from the instruction. For example, in a 32-bit instruction, the opcode might occupy the first 6 bits.
   * The decoding logic interprets the opcode to identify the instruction type (e.g., R-type for register operations, I-type for immediate operations, J-type for jumps).
   * Control signals are generated, such as:
     + ALUOp: Specifies the ALU operation (e.g., add, subtract).
     + ALUSrc: Determines whether the ALU uses a register value or an immediate value as the second operand.
     + MemRead/MemWrite: Indicates memory access operations.
     + RegWrite: Signals whether the result should be written back to a register.
3. **Operand Fetching**:
   * **Register File Access**:
     + The instruction contains fields specifying source registers (e.g., RS1 and RS2) and a destination register (RD).
     + The register file is accessed using RS1 and RS2 to read the values of the source operands (e.g., two 32-bit values).
     + The destination register (RD) is noted but not accessed yet, as it will be written to in the Write Back (WB) stage.
   * **Immediate Values**:
     + For instructions with immediates (e.g., I-type instructions like addi), the immediate field is extracted (e.g., a 16-bit value).
     + The sign extension unit extends this value to the full data width (e.g., 32 bits) by replicating the sign bit, ensuring compatibility with the ALU.
4. **Storing in the ID/EX Pipeline Register**:
   * The decoded data and control signals are stored in the ID/EX pipeline register, which acts as a buffer between stages. Its contents typically include:
     + **Instruction**: The full decoded instruction or relevant fields (e.g., opcode, register identifiers).
     + **Operands**: Values from RS1 and RS2 (e.g., BusS1 and BusS2).
     + **Sign-Extended Immediate**: The processed immediate value (e.g., Imm16\_PL or ImmU\_PL).
     + **Control Signals**: Signals like ALUOp, ALUSrc, RegWrite, MemRead, MemWrite, etc.
     + **Destination Register**: The RD identifier for later write-back.
     + **Program Counter (PC)**: An incremented PC value (e.g., PC+1) for branch or jump calculations.
5. **Transition to the EX Stage**:
   * The ID/EX register passes its contents to the EX stage on the next clock cycle.
   * In the EX stage, the ALU uses the operands and control signals to perform the specified operation (e.g., addition, subtraction), while other signals prepare for memory access or register updates.

**Handling Pipeline Hazards**

The ID/EX stage also plays a role in managing pipeline hazards, which can disrupt instruction flow:

* **Data Hazards**:
  + Occur when an instruction depends on the result of a prior instruction not yet completed.
  + **Forwarding**: Data from later stages (e.g., EX/MEM or MEM/WB) can be forwarded to the EX stage via multiplexers (e.g., controlled by ForwardA and ForwardB) if the required operand isn’t yet in the register file.
  + **Stalling**: If forwarding isn’t possible (e.g., a load instruction’s result is needed immediately), a stall signal pauses the pipeline, delaying the ID/EX register update.
* **Control Hazards**:
  + Arise from branch or jump instructions that alter the PC.
  + The ID stage evaluates branch conditions (e.g., using BEQ for branch if equal) and calculates target addresses.
  + If a branch is taken, a Kill signal may flush incorrectly fetched instructions from the pipeline, and the PC is updated accordingly.
* Execution Stage ( EX ) :


The **Execution Stage (EX/MEM)** is a pivotal phase in a pipelined processor, where instructions are executed, computations are performed, and results are prepared for subsequent stages. Positioned between the Instruction Decode (ID) and Memory (MEM) stages, it serves as the bridge where arithmetic operations, logical computations, and control flow decisions are finalized, with their outcomes stored in the EX/MEM pipeline register for use in memory access or write-back phases.

**Role in the Pipeline**

In a pipelined processor, instructions are processed in overlapping stages to improve throughput. The EX/MEM stage is responsible for:

* Executing the instruction's core operation (e.g., arithmetic, logical, or address calculation).
* Resolving control flow decisions, such as branches.
* Preparing data and control signals for memory operations or register updates.
* Managing data hazards to ensure correct operand values are used.

This stage ensures that the results of execution are available for the Memory stage (MEM), where memory reads or writes occur, and ultimately for the Write-Back stage (WB), where results are stored in registers.



**Key Components**

The EX/MEM stage integrates several essential components that collaborate to execute instructions efficiently:

1. **Arithmetic Logic Unit (ALU)**:
   * The ALU performs arithmetic operations (e.g., addition, subtraction) and logical operations (e.g., AND, OR, XOR) based on the instruction type.
   * It also calculates memory addresses for load/store instructions by adding an offset to a base register.
   * Inputs typically include register operands (e.g., RS1, RS2) or immediate values, while the output (ALUres) is the result of the computation.
2. **Control Unit**:
   * Generates and propagates control signals that dictate subsequent pipeline behavior.
   * Examples include:
     + **MemRead**: Signals a memory read operation in the MEM stage.
     + **MemWrite**: Signals a memory write operation in the MEM stage.
     + **RegWrite**: Indicates whether the result should be written back to a register in the WB stage.
     + **Branch**: Controls branch instruction evaluation.
3. **Forwarding Unit**:
   * Detects and resolves data hazards by forwarding the latest data from later stages (e.g., MEM or WB) to the EX stage.
   * Ensures that the ALU uses the most current operand values when an instruction depends on a prior result.
4. **Branch Logic**:
   * Evaluates branch conditions (e.g., BEQ for branch if equal, BLT for branch if less than) using ALU outputs (e.g., zero flag or comparison results).
   * Calculates branch target addresses and updates the Program Counter (PC) if the branch is taken.
5. **EX/MEM Pipeline Register**:
   * A storage unit that latches the results of the EX stage (e.g., ALUres, branch decisions) and control signals.
   * Transfers this data to the MEM stage on the next clock cycle, ensuring synchronized pipeline operation.

**Operations Performed**

The EX/MEM stage executes several critical tasks:


1. **ALU Computations**:
   * For arithmetic/logical instructions, the ALU processes operands to produce a result (ALUres).
   * For memory instructions, it computes the effective address (e.g., base register + offset).
2. **Branch Resolution**:
   * Evaluates branch conditions using comparators or ALU flags (e.g., zero or sign flags).
   * If a branch is taken, the PC is updated with the target address; otherwise, it proceeds sequentially.
   * May generate a "Kill" signal to flush earlier pipeline stages if the branch prediction was incorrect.
3. **Data Hazard Management**:
   * The forwarding unit identifies dependencies and routes the correct data (e.g., from MEM or WB stages) to the ALU via multiplexers (MUX).
   * This prevents stalls by ensuring the latest operand values are available.
4. **Control Signal Propagation**:
   * Control signals from the ID stage (e.g., MemRead, MemWrite, RegWrite) are passed through the EX/MEM register to guide MEM and WB stage operations.
5. **Memory Access Preparation**:
   * For load/store instructions, the ALU result (address) and data (for stores) are prepared and stored in the EX/MEM register for the MEM stage.

**Data Flow**

The data flow through the EX/MEM stage follows this sequence:


1. **Inputs from ID/EX Register**:
   * Decoded instruction fields (e.g., opcode, register identifiers).
   * Operands (e.g., RS1, RS2, immediate values).
   * Control signals (e.g., ALU operation type, memory access flags).
2. **Execution by ALU**:
   * The ALU processes operands based on the instruction, producing ALUres.
   * For branches, it generates flags (e.g., zero) for condition evaluation.
3. **Branch Decision**:
   * Branch logic assesses conditions and computes target addresses if applicable.
4. **Hazard Resolution**:
   * Forwarding logic selects the correct operand sources via MUXes (e.g., ForwardA, ForwardB signals).
5. **Output to EX/MEM Register**:
   * ALUres (computation result or address).
   * Data for stores (e.g., RS2).
   * Control signals (e.g., MemRead, MemWrite, RegWrite).
   * PC-related values (e.g., for branches).

These outputs are latched in the EX/MEM register, ready for the MEM stage.



* MEM/WB Stage:

The MEM/WB stage (Memory to Write-Back stage) is a vital part of a pipelined processor, such as those based on MIPS or RISC-V architectures. It serves as the bridge between the Memory (MEM) stage and the Write-Back (WB) stage in a typical five-stage pipeline, which includes Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), and Write-Back (WB). This stage ensures that data and control signals from the memory access phase are properly prepared and transferred to the write-back phase, where results are stored in the register file. Below, we explore its components, data flow, operations, and role in maintaining pipeline efficiency.



**Key Components of the MEM/WB Stage**

The MEM/WB stage relies on several components to manage data and control signals:

1. **MEM/WB Pipeline Register**:
   * This is a storage unit that temporarily holds data and control signals transitioning from the MEM stage to the WB stage.
   * It acts as a buffer, latching values on a clock cycle to ensure they are available for the next stage.
   * Schematically, it is often represented as a large block containing internal registers, synchronized by a clock signal (CLK).
2. **Data Lines (BusD)**:
   * **BusD** carries the data to be written back to the register file. This data could be:
     + The result of an ALU operation (e.g., from an arithmetic instruction like add).
     + Data retrieved from memory (e.g., from a load instruction like lw).
   * It enters the MEM/WB register from the MEM stage and exits to the WB stage, sometimes labeled as "BusD PL" (Pipeline) in diagrams.
3. **Register Destination (RD)**:
   * **RD** specifies the address of the register in the register file where the result will be stored.
   * It ensures that the data on BusD is written to the correct location during the WB stage.
4. **Control Signals**:
   * **RegWrite**: A critical control signal that determines whether the data on BusD should be written to the register file.
     + If RegWrite = 1, the write operation occurs; if RegWrite = 0, it does not.
   * **CLK (Clock)**: Synchronizes the latching of data and control signals within the pipeline register, ensuring operations occur at the right time.
5. **Flip-Flops**:
   * These are basic storage elements within the pipeline register, often implemented as D flip-flops.
   * They hold values like BusD, RD, and RegWrite, updating them on the clock edge based on inputs from the MEM stage.

**Data Flow Through the MEM/WB Stage**

The MEM/WB stage facilitates a smooth flow of data and control signals:


1. **Inputs from the MEM Stage**:
   * **BusD**: Carries the data result (e.g., ALU output or memory data).
   * **RD**: Identifies the target register for the write-back.
   * **RegWrite**: Indicates whether a write operation is required.
2. **Storage in the Pipeline Register**:
   * On a clock edge, the MEM/WB register latches these inputs, holding them steady for the next cycle.
   * This synchronization prevents timing issues and ensures data integrity.
3. **Outputs to the WB Stage**:
   * **BusD**: The latched data is passed to the register file.
   * **RD**: The latched register address specifies the write destination.
   * **RegWrite**: The latched control signal enables or disables the write operation.

In some designs, outputs may branch (e.g., "RD\_PL\_1" and "RD\_PL\_2"), supporting additional pipeline features like hazard detection or data forwarding.


**Operations in the MEM/WB Stage**

The MEM/WB stage performs the following key operations:

1. **Data Latching**:
   * Captures BusD, RD, and RegWrite from the MEM stage, storing them in the pipeline register.
   * This ensures values are available for the WB stage without corruption.
2. **Control Signal Propagation**:
   * Passes the RegWrite signal to the WB stage, controlling the write-back operation.
   * Other signals may also be propagated depending on the processor's design.
3. **Preparation for Write-Back**:
   * Prepares the latched data and register address for the WB stage, where the actual write to the register file occurs.
4. **Support for Hazard Management**:
   * By providing access to RD and BusD, the stage aids in detecting and resolving data hazards (e.g., through forwarding to earlier stages).



* Forward&Stall:

****


1. **Inputs**:
   * **RS1, RS2, RD**: These are register identifiers from the pipeline stages (likely IF/ID, ID/EX, EX/MEM, MEM/WB).
   * **RegWrite**: Signals from EX/MEM and MEM/WB stages indicating whether a register write will occur.
   * **EX/MEM.Read, MEM/WB.Read**: Indicate if the EX/MEM or MEM/WB stages are reading from registers.
2. **Logic**:
   * The Forward and Stall unit contains comparators and logic gates (AND, OR) to detect data dependencies and decide forwarding or stalling.
   * Comparators check if the source registers (RS1, RS2) in the ID stage match the destination registers (RD) in later stages (EX, MEM, WB).
   * Forwarding signals (ForwardA, ForwardB) are generated to select the correct data source for the ALU inputs.
   * A Stall signal is generated if a hazard cannot be resolved by forwarding (e.g., a load-use hazard).
3. **Outputs**:
   * **ForwardA, ForwardB**: Control signals for multiplexers in the EX stage to forward data from EX/MEM or MEM/WB to the ALU inputs.
   * **Stall**: A signal to stall the pipeline (e.g., by inserting a bubble) if a hazard requires it.

### Datapath Functionality:

* **Forwarding**:
  + If RS1 or RS2 in the ID/EX stage matches RD in EX/MEM or MEM/WB, and RegWrite is active, the unit forwards the result from the EX/MEM or MEM/WB stage to the ALU inputs.
  + ForwardA and ForwardB determine whether to forward from EX/MEM (10), MEM/WB (01), or use the register file value (00).
* **Stalling**:
  + If a load instruction in EX/MEM is followed by an instruction in ID/EX that uses the loaded data (load-use hazard), the unit generates a Stall signal.
  + This stalls the pipeline by halting the IF and ID stages and inserting a NOP (bubble) into the EX stage.



* PC control unit:

****

1. **Inputs**:

* **PC+1**: The incremented value of the current PC, representing the next sequential instruction address.
* **Branch**: The target address for a branch instruction, derived from the current PC and an immediate value (ImmU or ImmL).
* **JALR**: The target address for a Jump and Link Register instruction, calculated using RS1 (a register value) and an immediate value (Imm16).
* **ImmU, ImmL, Imm16**: Immediate values from the instruction, sign-extended to form branch or jump offsets.
* **RS1**: A register value used in JALR calculation.
* **CLK**: Clock signal to synchronize the PC register.
* **Stall**: Control signal to pause PC updates when hazards occur.
* **Components**:
  + **PC Register**: A D flip-flop that stores the current program counter value, updated on the clock edge.
  + **Muxes**: Multiplexers select the next PC value based on control signals:
    - One mux chooses between PC+1 and Branch for branch instructions.
    - Another mux selects between the branch result and JALR result.
  + **Sign Extend**: Extends immediate values (e.g., ImmU, ImmL, Imm16) to the appropriate width for address calculation.
  + **Adder**: Increments the PC by 1 (PC+1) for sequential execution.

1. **Outputs**:
   * **Address**: The current PC value sent to the instruction memory for fetching the next instruction.

### Datapath Functionality:

* **Sequential Execution**: Normally, the PC is incremented by 1 (PC+1) to fetch the next instruction in sequence.
* **Branch Handling**: When a branch instruction is detected, the mux selects the Branch address (PC + sign-extended immediate) as the next PC value.
* **JALR Handling**: For JALR instructions, the mux selects the JALR address (RS1 + sign-extended Imm16) as the next PC value.
* **Stalling**: The Stall signal can halt PC updates, inserting a bubble in the pipeline to resolve hazards (e.g., data or control hazards).
* **Clock Synchronization**: The PC register updates its value on the rising edge of the CLK signal, ensuring synchronized operation with the pipeline.

# Team Work

###### Abdelrahman Abdelnasser Abdelrahman:

Design program counter, Data memory, Instruction memory, PC control unit pipeline

Test the processor

Design datapath with Yusuf and Raghad

Write documentation with Yusuf

Update PC and Fix all problem

###### Raghad Soliman Mohamed:

Design Arthimetic unit, Logical unit, MULU, ID/EX, Forward

Combine ALU

Write presentation

Design MUL, Main control unit, PC control unit, ALU control unit with Yusuf

Design datapath with Yusuf and Abdelrahman

###### Yusuf Mohamed Saleh Boriek:

Design Register file, Comparator unit, Shifter unit, Overflow, EX/MEM, MEM/WR

Design datapath with Raghad and Abdelrahman

Design MUL, Main control unit, PC control unit, ALU control unit with Raghad

Write Documentation with Abdelrahman

-We have about 10 meetings online and 2 meeting offline.

-Total time of working 50 Hours.

