Computer Architecture Lab #1 Register File

Yusuf Maged Elnady – 20012286 – EED2025 Ziad Mohammed Elbouriny – 20010643 – EED2025

<u>Design:</u>

```
library ieee;
       use ieee.std logic 1164.all;
      use ieee.numeric std.all;
             clk, RegWrite: in std_logic;
  write_data: in std_logic_vector (31 downto 0);
  write_data: in std_logic_vector (4 downto 0);
                read data1, read data2: out std logic vector (31 downto 0)
11
12
13
      architecture behavior of reg_file is

type reg_vector is array(0 to 31) of std_logic_vector(31 downto 0);

signal stored_d: reg_vector := (others => (others => '0'));
17
            process (clk)
21
              if clk = '1' then
                  if RegWrite = '1' then
                      stored_d(to_integer(unsigned(wreg_index))) <= write_data;
end if;</pre>
23
25
                       read_data1 <= stored_d(to_integer(unsigned(rreg_index1)));
read_data2 <= stored_d(to_integer(unsigned(rreg_index2)));</pre>
27
29
```

Test Bench:

```
library ieee;
use ieee.std logic 1164.all;
           clk, RegWrite: in std_logic;
                                        vector (31 downto 0);
           write_data: in std_logic
            rreg_index1, rreg_index2, wreg_index: in st
            read_data1, read_data2: out std_logic vector (31 downto 0)
    signal clk, RegWrite: std logic;
    signal write_data, read_data1, read_data2: std_logic_vector (31 downto 0); signal rreg_index1, rreg_index2, wreg_index: std_logic_vector (4 downto 0)
    smth: reg_file port map(clk, RegWrite, write_data, rreg_index1,
     rreg_index2, wreg_index, read_data1, read data2);
        RegWrite <= '0';
        rreg index1 <= "00000"; rreg_index2 <= "00001";</pre>
        wreg index <= "00000";
        write data <= x"ABCDABCD";</pre>
        RegWrite <= '1';</pre>
        clk <= '0';
        RegWrite <= '1';</pre>
        rreg index1 <= "00110"; wreg index <= "00110";</pre>
        write data <= x"ABBAABBA";</pre>
    end process stimulus;
```

Test Cases:

1st Clock Cycle:

"RegWrite" is disabled, while the chosen "read registers" are the first and second registers, and the first register is chosen as the "write register", which would store the value "ABCDABCD" in the nearest first half cycle when "RegWrite" is enabled.


2nd Clock Cycle:

"RegWrite" is enabled.

3rd Clock Cycle:

The register file attempts to read and write to the same register (00110) in the same instant.

Results:



In the first clock cycle, no data is written to the register file since "RegWrite" is disabled, and since the register file is initially empty, zeros are read.

In the second clock cycle, The data is written in the first half cycle, and then read (from the "read_data1" register output) in the second half cycle.

In the third clock cycle, the register file attempts to read and write data at the same time, and so the data is written in the first half cycle and then is immediately read in the second one.

Code Link: https://github.com/yusufElnady/CA-Labs/tree/main/Lab1