












$C1 = C2 = 2(C_{load} - C_{stray}) = 2(18 - 2) = 32pF$
 The crystal is required (@ 16MHz):
 - To have a drive level of $\geq 1mW$ (a damping resistor is used)
 - Have maximum ESR of 75 Ohms (50 is used)
 - $12pF < C1 < 24pF$ (18pF is used)







At least 2.2uF is recommended at the Vref_hi pin, 10uF is used.




JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. This device does not have a TRS_Tn pin. An external pullup resistor (recommended 2.2 kΩ) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.

The debugger to be used is the XDS110 debugger (recommended by TI).





The reset pin is active low.

The decoupling capacitor MUST NOT be greater than 100uF or else it will interfere with the watchdog reset functionality.



U5A
F280025PNS



1K resistors are placed at pulser lines to limit current to 3.3mA per pin.







Table 5. Current Drive Selection

INPUTS		PULSER OUTPUT CURRENT (typ)
CC0	CC1	
0	0	2A
1	0	1.5A
0	1	1A
1	1	0.5A



Enabling/Disabling the internal floating power supplies (FPS):

requirements in most of the cases. Drive $\overline{\text{LDO_EN}}$ low or leave unconnected to enable the internal FPSs; drive $\overline{\text{LDO_EN}}$ high to disable the internal FPSs.

A triple-option solder jumper is placed to either pull-up (select external FPS) or pull-down (select internal FPS) the $\overline{\text{LDO_EN}}$ pin.

