












12 Volt (External) (555mA)	7 Volt (Buck Converter) (350mA)	5 Volt (LDO Regulator) (200mA)	LNA + VGA Supply (160mA – short circuit)
			Op-Amps (4 * 10mA = 40mA)
	5 Volt (Buck Converter) (205mA)	3.3 Volt (LDO Regulator) (150mA)	MCU Supply (150mA)
		Positive Pulse Driver Supply (100mA)	
		3.3 Volt (LDO Regulator) (5mA)	Pulser Logic Supply (5mA)
		-5 Volt (Inverting Buck Converter) (100mA)	Negative Pulse Driver Supply (100mA)







$C1 = C2 = 2(C_{load} - C_{stray}) = 2(18 - 2) = 32pF$
 The crystal is required (@ 16MHz):
 - To have a drive level of $\geq 1mW$ (a damping resistor is used)
 - Have maximum ESR of 75 Ohms (50 is used)
 - $12pF < C1 < 24pF$ (18pF is used)



BOOT MODE	GPIO24 (DEFAULT BOOT MODE SELECT PIN 3)	GPIO32 (DEFAULT BOOT MODE SELECT PIN 6)
Parallel IO	0	0
Serial boot	0	1
CMU	1	0
Flash	1	1




The MCU has no dedicated JTAG reset pin (TRSTn) but theoretically this could work.




JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. This device does not have a TRSTn pin. An external pullup resistor (recommended 2.2 kΩ) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.

The debugger to be used is the XDS110 debugger (recommended by TI).




The reset pin is active low. The decoupling capacitor MUST NOT be greater than 100uF or else it will interfere with the watchdog reset functionality.




Status is OK when the following values are measured:


vpp_tap: 2.912V
 12V_tap: 1.714V
 7v_vfd_tap: 1.75V
 5v_pulse_tap: 1.25V
 5v_vfd_tap: 1.25V



U5A
F280025PNS




1K resistors are placed at pulser lines to limit current to 3.3mA per pin.



At least 2.2uF is recommended at the Vref_hi pin, 10uF is used.

U5B
F280025PNS



LNA Current

Source Impedance (Ω)	Each channel	Each channel
280	7.5	11
412	7.5	12
562	7.5	14
1.13 k	7.5	17
3.01 k	7.5	22
∞	7.5	25

VGA Current

Source Impedance (Ω)	Each channel	Each channel
280	7.5	11
412	7.5	12
562	7.5	14
1.13 k	7.5	17
3.01 k	7.5	22
∞	7.5	25




Table 7. LNA External Component Values for Common Source Impedances

R _{in} (Ω)	R _z (Nearest STD 1% Value, Ω)	C _{in} (pF)
50	280	22
75	412	12
100	562	8
200	1.13 k	1.2
500	3.01 k	None
6 k	∞	None

2nd order filter values were recommended by a TI application note (spraa88a), specs:


- PWM frequency = 5 MHz
- Cut-off frequency = 107.3 KHz
- Damping ratio = 0.675 (over-damped but response time = 3 uSec)

MODE INTERFACE (PIN MODE)

Logic Level for Positive Gain Slope	Logic Level for Negative Gain Slope
0	2.25
1.0	5

HILO GAIN RANGE INTERFACE (PIN HILO)

Logic Level to Select HI Gain Range	Logic Level to Select LO Gain Range
2.25	5
0	1.0



LNA Current

Source Impedance (Ω)	Each channel	Each channel
280	7.5	11
412	7.5	12
562	7.5	14
1.13 k	7.5	17
3.01 k	7.5	22
∞	7.5	25


VGA Current

Source Impedance (Ω)	Each channel	Each channel
280	7.5	11
412	7.5	12
562	7.5	14
1.13 k	7.5	17
3.01 k	7.5	22
∞	7.5	25

Output voltage from LNA+VGA:
-1.125 -> 1.125 (2.25v swing)


Input voltage range for the MCU's ADC:
0 -> 3.3 (3.3v swing)

The differential opamp configuration shifts the signal and amplifies it with a factor of 1.444 (3.9/2.7) to achieve a swing of 3.25.



VDD is supplied from an internal 1.2v regulator stepping down from VDDIO but nonetheless its pins need to be decoupled.




In internal VREG mode, tying the VDD pins together is optional as long as each VDD pin has a capacitor connected to pin. See the *VDD Decoupling* section for VDD decoupling configurations.



$V_{en} = 12 \times \frac{2}{(2+3)} = 4.8v$
Rising enable threshold = 1.22v
Maximum is 6v (thus not tied to 12v)
Could be left floating but is tied to prevent being affected by noise.


18k means it will operate the power-good function is selected and the FSS (freq. spread spectrum) feature is used.

$V_{ref} = 0.6v$
 $V_{ref} = 7 \times \frac{10}{10+107} = 0.598v$




$V_{ref} = 0.6v$
 $V_{ref} = 5 \times \frac{10}{10+72.3} = 0.607v$

The LC-filter at Vin is recommended by the datasheet.




The values of the:
- Compensation capacitor (4.7nF)
- Inductor (4.7uH for -5V)
- Output capacitor (>12uF)
- Voltage divider
- Feed-forward network

Were recommended by the datasheet



To produce a swing of 3.3v the maximum current sourced from the opamp would be 8 mA ($R_I = 3.3 / 0.008 = 400 \text{ Ohm approx.}$)



These decoupling capacitor values were recommended by the datasheet