







12 Volt (External) (555mA)	7 Volt (Buck Converter) (350mA)	5 Volt (LDO Regulator) (200mA)	LNA + VGA Supply (160mA – short circuit)
			Op-Amps (4 * 10mA = 40mA)
	5 Volt (Buck Converter) (205mA)	3.3 Volt (LDO Regulator) (150mA)	MCU Supply (150mA)
		Positive Pulse Driver Supply (100mA)	
		3.3 Volt (LDO Regulator) (5mA)	Pulser Logic Supply (5mA)
		-5 Volt (Inverting Buck Converter) (100mA)	Negative Pulse Driver Supply (100mA)







BOOT MODE	GPIO4 (DEFAULT BOOT MODE SELECT PIN 1)	GPIO32 (DEFAULT BOOT MODE SELECT PIN 0)
Parallel ID	0	1
SCI/Wat boot	0	0
CAN	1	0
Flash	1	1




JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. This device does not have a TRSTn pin. An external pullup resistor (recommended 2.2 k Ω) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.

The debugger to be used is the XDS110 debugger (recommended by TI).



At least 2.2uF is recommended at the Vref_hi pin, 10uF is used.



VGXX: gate driver voltage supplies
(positive and negative for ports A & B)

VNNX/VPPX: positive and negative HV supplies
(for ports A & B)

Enabling/Disabling the Internal floating power supplies (FPS):

requirements in most of the cases. Drive LDO_EN low
or leave unconnected to enable the internal FPSs; drive
LDO_EN high to disable the internal FPSs.

A triple solder jumper is placed
to either pull-up (select external FPS)
or pull-down (select internal FPS) the
LDOEN pin.



Table 5. Current Drive Selection


INPUTS		PULSER OUTPUT CURRENT (typ)
CC0	CC1	
0	0	2A
1	0	1.5A
0	1	1A
1	1	0.5A

Output swing from the pulser:
-1.2 -> 1.2 (2.4v swing)

Input voltage range for the LNA+VGA:
-0.275 -> 0.275 (0.55v swing)

The differential opamp configuration
produces a gain of 0.22 for a swing
of 0.528v





VDD is supplied from an internal 1.2v regulator stepping down from VDDIO but nonetheless its pins need to be decoupled.

In internal VREG mode, tying the VDD pins together is optional as long as each VDD pin has a capacitor connected to pin. See the *VDD Decoupling* section for VDD decoupling configurations.

Add an LDO after the 5v supply to power the ADC from a clean source.
Add an LDO to convert from 5v to 3.3 & 1.2 for the MCU.

