# 2017 Digital IC Design Homework 2: Booth Algorithm

## 1. Introduction

Booth algorithm is a multiplication operation that multiplies two numbers in two's complement notation. The detail algorithm is described as below:

- (1) Assume that the multiplicand m is x-bit and multiplier r is y-bit. Initialize a register P for the final result, and the length is x+y+1 bits. The initial value of P is  $0(x \text{ bits})_r(y \text{ bits})_0(1 \text{ bit})$ .
- (2) The rightmost 2 bits used for the selection of different executions.


LSB	Execution	
00	No execution	
01	Add $m$ to the left part of $P$	
10	Subtract $m$ from the left part of $P$	
11	No execution	

<sup>\*</sup> all of the overflow can be ignored during the execution

- (3) **Arithmetically** shift 1 bit on P.
- (4) Repeat the step (2) and (3) for y times.
- (5) The final answer is obtained by dropping the LSB from P.

# 2. Design Specifications

## 2.1 Block Overview



## 2.2 I/O Interface

Signal Name	I/O	width	Description
in1	I	6	Multiplicand
in2	I	6	Multiplier
out	О	12	Product

#### 2.3 File Description

	1
File Name	Description
booth.v	The top module of the design.
booth tb.v	The testbench file. You are <b>not allowed</b> to modify the content in this file.

## 3. Scoring

## 3.1 Functional Simulation (pre-sim) [70%]

All of the result should be generated correctly, and you will get the following message in ModleSim simulation.

### 3.2 Gate-Level Simulation (post-sim) [30%]

### 3.2.1 Synthesis

Your code should be synthesizable. After synthesizing in Quartus, a file named *booth.vo* will be obtained.

#### 3.2.2 Simulation

All of the result should be generated correctly using *booth.vo*, and you will get the following message in ModleSim simulation.

```
Transcrpt

4017 data is correct
4019 data is correct
4019 data is correct
4020 data is correct
4021 data is correct
4022 data is correct
4023 data is correct
4024 data is correct
4025 data is correct
4026 data is correct
4027 data is correct
4027 data is correct
4028 data is correct
4029 data is correct
4029 data is correct
4029 data is correct
4029 data is correct
4030 data is correct
4030 data is correct
4031 data is correct
4032 data is correct
4033 data is correct
4034 data is correct
4035 data is correct
4036 data is correct
4037 data is correct
4038 data is correct
4039 data is correct
4039 data is correct
4039 data is correct
4030 data is correct
4031 data is correct
4032 data is correct
4032 data is correct
4033 data is correct
4032 data is correct
4032 data is correct
4033 data is correct
4034 data is correct
4035 data is correct
4036 data is correct
4037 data is correct
```

# 4. Submission


#### 4.1 Submitted files

You should classified your files into three directories and compressed to .zip format. The naming rule is **HW2\_studentID\_name\_version.zip**. The *vision* is v1 for the first submission, and v2, v3... for the revisions.

RTL category				
*.V	*.v All of your verilog RTL code			
Gate-Level category				
*.vo	Gate-Level netlist generated by Quartus			
Documentary category				
*.pdf	The report file of your design (in pdf).			

## 4.2 Report file

You have to describe how the circuit is designed as detailed as possible, and the flow summary result after synthesis is necessary.



4.3 Please submit your <u>zip</u> file to folder HW2 in the ftp site.

Deadline: 2017-11-06 23:59

ftp: 140.116.245.92

Usermame : ic\_design Password : icdesign

5. If you have any problem, please contact the TA by email: p78031175@mail.ncku.edu.tw