SystemVerilog Assertions Verification



Ionuț Ciocîrlan Andra Radu





Tutorial topics

- Introduction to SystemVerilog Assertions (SVAs)
- Planning SVA development
- Implementation
- SVA verification using SVAUnit
- SVA test patterns





Introduction to SystemVerilog Assertions (SVAs)





Assertions and properties

What is an assertion?

```
assert property (a |-> b)
else $error("Assertion failed!")
```


What is a property?

```
property p_example;
  a |-> b
endproperty
```





Simple assertion example



After the rise of request signal, the acknowledge signal should be asserted no later than 3 clocks cycles.

```
property req_to_rise_p;
  @(posedge clk)
  $rose(req) |-> ##[1:3] $rose(ack);
endproperty
```

```
ASSERT_LABEL: assert property (req_to_rise_p) else `uvm error("ERR", "Assertion failed")
```






Types of SystemVerilog Assertions

Immediate

```
assert (expression) pass_statement
[else fail_statement]
```

Concurrent







Assertions are used

- In a verification component
- In a formal proof kit
- In RTL generation

"Revisiting Regular Expressions in SyntHorus2: from PSL SEREs to Hardware" (Fatemeh (Negin) Javaheri, Katell Morin-Allory, Dominique Borrione)

For test patterns generation

"Towards a Toolchain for Assertion-Driven Test Sequence Generation" (Laurence PIERRE)





SVAs advantages

Fast

Non-instrusive

• Flexible

Coverable





Planning SVA development





Identify design characteristics

- Defined in a document (design specification)
- Known or specified by the designer
- The most common format is of the form cause and effect: antecedent |-> consequent
- Antecedent: \$rose(req)
- Consequent: ##[1:3] \$rose(ack)





Keep it simple. Partition!

 Complex assertions are typically constructed from complex sequences and properties.

```
a ##1 b[*1:2] |=> c ##1 d[*1:2] |=> $fell(a)
```



```
sequence seq(arg1, arg2);
arg1 ##1 arg2[*1:2];
endsequence
```



```
seq(a, b) \mid => seq(c, d) \mid => $fell(a)
```





Implementation





Coding guidelines

Avoid duplicating design logic in assertions

Avoid infinite assertions

Reset considerations

Mind the sampling clock





Coding guidelines (contd.)

Always check for unknown condition ('X')

Assertion naming

Detailed assertion messages

Assertion encapsulation





Best practices

- Review the SVA with the designer to avoid DS misinterpretation
- Use strong in assertions that may never complete:

```
assert property ( req |-> strong(##[1:$] ack));
```


 Properties should not hold under certain conditions (reset, enable switch)





Best practices (contd.)

Use the \$sampled() function in action blocks








Assertion example

AMBA APB protocol specification:



The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.






Assertion example (contd.)

Antecedent (the SETUP phase)

```
sequence setup_phase_s;
  $rose(psel) and $rose(pwrite)
  and (!penable) and (!pready);
endsequence
```



Consequent (the ACCESS phase)

```
sequence access_phase_s;
  $rose(penable) and $rose(pready) and
  $stable(pwrite) and $stable(pwdata)and
  $stable(paddr) and $stable(psel);
endsequence
```





Assertion example (contd.)

The property can be expressed as:

```
property access_to_setup_p;
  @(posedge clk) disable iff (reset)
  setup_phase_s |=> access_phase_s;
endproperty
```

The assertion will look like:

```
assert property (access_to_setup_p)
else `uvm_error("ERR", "Assertion failed")
```





Does it work as intended?





SVA Verification with SVAUnit






SVA Verification Challenges

Easy to:

- Update
- Enhance
- Disable

Clear separation between validation and SVA definition code



Predictable

- Deterministic
- Repeatable






Introducing SVAUnit

- Structured framework for Unit Testing for SVAs
- Allows the user to decouple the SVA definition from its validation code
- UVM compliant package written in SystemVerilog
- Encapsulate each SVA testing scenario inside an unit test
- Easily controlled and supervised using a simple API





SVAUnit Infrastructure




- SVAUnit Testbench
- Enables SVAUnit
- Instantiates SVA interface
- Starts test
- SVAUnit Test
- Contains the SVA scenario
- SVAUnit Test Suite
- Test and test suite container





Example specification

AMBA APB protocol specification:



The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.





Example APB interface

```
interface apb if (input pclk);
  logic
                             psel;
  logic
                             pwrite;
  logic
                             penable;
  logic
                             pready;
  logic [`ADDR WIDTH-1 :0] paddr;
  logic [`WDATA WIDTH-1:0] pwdata;
   APB sequences definitions
   APB property definition
   APB assertion definition
                                                           Interface
                                                           containing
endinterface
```






APB sequences definitions

Antecedent (the SETUP phase)

```
sequence setup_phase_s;
  $rose(psel) and $rose(pwrite)
  and (!penable) and (!pready);
endsequence
```



Consequent (the ACCESS phase)

```
sequence access_phase_s;
  $rose(penable) and $rose(pready) and
  $stable(pwrite) and $stable(pwdata)and
  $stable(paddr) and $stable(psel);
endsequence
```





APB property & assertion definitions

The property can be expressed as:

```
property access_to_setup_p;
  @(posedge clk) disable iff (reset)
  setup_phase_s |=> access_phase_s;
endproperty
```

The assertion will look like:


```
assert property (access_to_setup_p)
else `uvm_error("ERR", "Assertion failed")
```





Example of SVAUnit Testbench

```
module top;
   // Instantiate the SVAUnit framework
   `SVAUNIT UTILS
   // APB interface with the SVA we want to test
   apb if an apb if(.clk(clock));
   initial begin
     // Register interface with the uvm config db
     uvm config db#(virtual an if)::
     set(uvm root::get(), "*", "VIF", an apb if);
     // Start the scenarios
     run test();
   end
endmodule
```







Example of SVAUnit Test


```
class ut1 extends svaunit test;
   // The virtual interface used to drive the signals
   virtual apb if apb vif;
   function void build phase (input uvm phase phase);
      // Retrieve the interface handle from the uvm config db
      if (!uvm config db#(virtual an if)::get(this, "", "VIF", apb vif))
        `uvm fatal("UT1 NO VIF ERR", "SVA interface is not set!")
      // Test will run by default;
      disable test();
   endfunction
   task test();
                                                             SVAUnit Test
      // Initialize signals
                                                            SVA interface handle
      // Create scenarios for SVA verification
   endtask
                                                               test()
endclass
                                                               Reports
```





APB – SVAUnit test steps

Enable the APB SVA





Generate APB setup phase stimuli



Generate APB access phase stimuli



SVA checks based on generated stimuli





Enable SVA and initialize signals

```
// Enable the APB SVA
vpiw.disable all assertions();
vpiw.enable assertion("APB PHASES");
// Initialize signals
task initialize signals();
  apb vif.addr <= 32'b0;
  apb vif.wdata <= 32'b0;
  apb vif.write <= 1'b0;</pre>
  apb vif.enable <= 1'b0;</pre>
  apb vif.sel <= 1'b0;</pre>
endtask
```





Generate APB setup phase stimuli

```
task generate setup phase stimuli(bit valid);
  // Stimuli for valid SVA scenario
 valid == 1 \rightarrow
 write == 1 && sel == 1 && enable == 0 && ready == 0;
 // Stimuli for invalid SVA scenario
 valid == 0 ->
 write != 1 || sel != 1 || enable != 0 || ready != 0;
endtask
```





Generate APB access phase stimuli

```
task generate access phase stimuli(bit valid);
   // Constrained stimuli for valid SVA scenario
   valid == 1 \rightarrow
   wdata == apb vif.wdata && addr == apb vif.addr &&
   write == 1 && sel == 1 && enable == 1 && ready == 1;
  // Constrained stimuli for invalid SVA scenario
   valid == 0 -> wdata != apb vif.wdata || addr != apb vif.addr ||
   write != 1 || sel != 1 || enable != 1 || ready != 1;
endtask
```





SVA state checking

```
if (valid setup phase)
  if (valid access phase)
    vpiw.fail if sva not succeeded ("APB PHASES",
         "The assertion should have succeeded!");
    else
    vpiw.fail if sva succeeded ("APB PHASES",
         "The assertion should have failed!");
else
vpiw.pass if sva not started ("APB PHASES",
      "The assertion should not have started!");
```





Example of SVAUnit Test Suite

```
class uts extends svaunit test suite;
   // Instantiate the SVAUnit tests
   ut1 ut1;
   ut10 ut10;
   function void build phase (input uvm phase phase);
     // Create the tests using UVM factory
     ut1 = ut1::type id::create("ut1", this);
     ut10 = ut10::type id::create("ut10", this);
                                                                    SVAUnit Test Suite
     // Register tests in suite
      `add test(ut1);
                                                                  SVAUnit Test
                                                                              SVAUnit
                                                                               Test
                                                                 SVA interface handle
      `add test(ut10);
   endfunction
                                                                     test()
                                                                              Reports
endclass
                                                                    Reports
```





SVAUnit Test API

CONTROL

```
disable_all_assertions();
```

- enable_assertion(sva_name);
- enable_all_assertions();

. . .

CHECK

```
fail_if_sva_does_not_exists(sva_name, error_msg);
```

- pass_if_sva_not_succeeded(sva_name, error_msg);
- pass/fail_if(expression, error_msg);

REPORT

```
print_status();
```


- print_sva();
- print_report();

. .






SVAUnit Flow







Error reporting







Hierarchy report





Test scenarios exercised

```
----- protocol ts test suite : Status statistics ------
       protocol ts FAIL (2/3 test cases PASSED)
           protocol ts.x z suite FAIL (0/8 test cases PASSED)
            protocol ts.protocol test2 PASS (13/13 assertions PASSED)
            protocol ts.protocol test1 PASS (13/13 assertions PASSED)
UVM INFO @ 56000 ns [protocol ts]:
       3/3 Tests ran during simulation
                protocol ts.x z suite
                protocol ts.protocol test2
                protocol ts.protocol test1
```





SVAs and checks exercised

```
AMIQ_APB_ILLEGAL_SEL_TRANSITION_TR_PHASES_ERR 13/13 checks PASSED
SVAUNIT_FAIL_IF_SVA_SUCCEEDED_ERR 1/1 times PASSED
SVAUNIT_FAIL_IF_SVA_NOT_SUCCEEDED_ERR 2/2 times PASSED
SVAUNIT_FAIL_IF_SVA_DOES_NOT_EXISTS_ERR 7/7 times PASSED
SVAUNIT_PASS_IF_SVA_IS_ENABLE_ERR 3/3 times PASSED

AMIQ_APB_ILLEGAL_SEL_TRANSITION_DURING_TRANSFER_ERR 13/13 checks PASSED
SVAUNIT_FAIL_IF_SVA_NOT_SUCCEEDED_ERR 1/1 times PASSED
SVAUNIT_FAIL_IF_SVA_SUCCEEDED_ERR 2/2 times PASSED
SVAUNIT_FAIL_IF_SVA_DOES_NOT_EXISTS_ERR 7/7 times PASSED
SVAUNIT_PASS_IF_SVA_IS_ENABLE_ERR 3/3 times PASSED
```





SVA test patterns





Simple implication test

• a and b |=> c

```
repeat (test loop count) begin
    randomize(stimuli for a, stimuli for b, stimuli for c);
    interface.a <= stimuli for a;</pre>
    interface.b <= stimuli for b;</pre>
    @(posedge an vif.clk);
    interface.c <= stimuli for c;</pre>
    @(posedge interface.clk);
    @(posedge interface.clk);
    if (stimuli for a == 1 && stimuli for b == 1)
      if (stimuli for c == 1)
          vpiw.fail if sva not succeeded ("IMPLICATION ASSERT",
             "The assertion should have succeeded!");
        else
          vpiw.fail if sva succeeded ("IMPLICATION ASSERT",
             "The assertion should have failed!");
     else
        vpiw.pass if sva not started("IMPLICATION ASSERT",
             "The assertion should not have started!");
end
```





Multi-thread antecedent/consequent

• a ##[1:4] b |-> ##[1:3] c

```
repeat (test loop count) begin
    // Generate valid delays for asserting b and c signals
    randomize(delay for b inside {[1:4]}, delay for c inside {[1:3]});
    interface.a <= 1;</pre>
    repeat (delay for b)
      @(posedge interface.clk);
    interface.b <= 1;</pre>
    vpiw.pass if sva started but not finished ("MULTITHREAD ASSERT",
             "The assertion should have started but not finished!");
    repeat (delay for c)
      @(posedge interface.clk);
    interface.c <= 1;</pre>
    vpiw.pass if sva succeeded("MULTITHREAD ASSERT",
             "The assertion should have succeeded!"):
end
```





Multi-thread antecedent/consequent (contd.)

• a ##[1:4] b |-> ##[1:3] c

```
repeat (test loop count) begin
    randomize(delay for b inside {0, [1:4], [5:10]}, delay for c inside {0,[4:10]});
    interface.a <= 1;</pre>
    repeat (delay for b)
      @(posedge interface.clk);
    interface.b <= 1;</pre>
    if (delay for b >= 5)
      vpiw.pass if sva not succeeded ("MULTITHREAD ASSERT",
             "The assertion should have failed!");
    repeat (delay for c)
      @(posedge interface.clk);
    interface.c <= 1;</pre>
    if (delay for b inside [1:4])
      vpiw.fail if sva succeeded("MULTITHREAD ASSERT",
                 "The assertion should have failed!");
end
```





Consecutive repetition

• $a \mid => b[*n:m] ##1 c$

```
repeat (test loop count) begin
    randomize(stimuli for a, stimuli for c, number of b cycles inside {[n:m]);
    interface.a <= stimuli for a;</pre>
    @(posedge interface.clk);
    repeat (number of b cycles) begin
      randomize(stimuli for b);
      interface.b <= stimuli for b;</pre>
      if (stimuli for b == 1) number of b assertions += 1;
      @(posedge interface.clk);
    end
    if (stimuli for a == 1 && number of b assertions inside {[n:m]})
      vpiw.pass if sva started but not finished ("IMPLICATION ASSERT",
           "The assertion should have started but not finished!");
    @(posedge interface.clk);
... // (continued on the next slide)
```





Consecutive repetition

• a |=> b[*n:m] ##1 c

```
// (continued from previous slide)
    interface.c <= stimuli for c;</pre>
    @(posedge interface.clk);
    if (stimuli for a == 1)
        if ((!number of b assertions inside \{[n:m]\}) || stimuli for c == 0)
          vpiw.fail if sva succeeded("IMPLICATION ASSERT",
               "The assertion should have failed!");
        else
          vpiw.fail if sva not succeeded ("IMPLICATION ASSERT",
              "The assertion should have succeeded!");
end // end of test repeat loop
```





Sequence disjunction

• a |=> (b ##1 c) or (d ##1 e)

```
repeat (test loop count) begin
  randomize (stimuli for a, stimuli for b, stimuli for c, stimuli for d, stimuli for e);
  interface.a <= stimuli for a;</pre>
  @(posedge interface.clk);
  fork
    begin
                   Stimuli for branch: (b ##1 c)
             SVA state check based on branch stimuli
    end
    begin
                   Stimuli for branch: (c ##1 d)
             SVA state check based on branch stimuli
    end
    join
end
```





Sequence disjunction (contd.)

• a |=> (b ##1 c) or (d ##1 e)

```
// Stimuli for branch (b ##1 c)
fork
  begin
    interface.b <= stimuli for b;</pre>
    @(posedge interface.clk);
    interface.c <= stimuli for c;</pre>
    @(posedge interface.clk);
    @(posedge interface.clk);
    sva check phase(interface.a, interface.b, interface.c);
   end
 join
```





Sequence disjunction (contd.)

• a |=> (b ##1 c) or (d ##1 e)

```
// Stimuli for branch (d ##1 e)
fork
  begin
    interface.b <= stimuli for d;</pre>
    @(posedge interface.clk);
    interface.c <= stimuli for e;</pre>
    @(posedge interface.clk);
    @(posedge interface.clk);
    sva check phase(interface.a, interface.d, interface.e);
   end
 join
```





Sequence disjunction (contd.)


• a |=> (b ##1 c)

```
// SVA state checking task used in each fork branch
task sva check phase (bit stimuli a, bit stimuli b, bit stimuli c);
  if (stimuli a)
    if (stimuli b && stimuli c)
      vpiw.pass if sva succeeded("DISJUNCTION ASSERT",
           "The assertion should have succeeded");
    else
      vpiw.fail if sva succeeded("DISJUNCTION ASSERT",
          "The assertion should have failed");
endtask
```






Tools integration







Availability



 SVAUnit is an open-source package released by AMIQ Consulting

- We provide:
- SystemVerilog and simulator integration codes
 - AMBA-APB assertion package
- Code templates and examples
- HTML documentation for API

https://github.com/amiq-consulting/svaunit





Conclusions

- Unit testing methodology in assertion verification
- Use SVAUnit to decouple the checking logic from SVA definition code
- Safety net for eventual code refactoring
- Can also be used as self-checking documentation on how SVAs work
- Easy-to-use and flexible API
- Speed up verification closure
- Boost verification quality





Q & A





