

## 컴퓨터구조

· Microprocessor cache Cache address address Memory miss MPU Cache Memory Bus bata Cache Memory (hit) Controller data update Data




→ ह्य प्राध्य होड़. 기४प्राध्य नेट्स, ह्यपाय नेंड्, येश (franslate)


• otप्द्रिम। Virtual Address -> Physical Address !



## 1. 对型对记 Translate



- 3. TLB (Translate Look-Aside Buffer)
  - · translate 4 35 ths.
  - · permits fully associate lookup Virtual address physical address Dirty Ref. Valid Access
  - , 培.



· Cached MMU Memory Overview

Access

