


OSRAM

RED HDSP2000LP YELLOW HDSP2001LP HIGH EFFICIENCY RED HDSP2002LP GREEN HDSP2003LP


0.150" 4-Character 5 x 7 Dot Matrix Serial Input Alphanumeric Display



FEATURES

- Four 0.150" Dot Matrix Characters
- Four Colors: Red, Yellow, High Efficiency Red, Green
- Wide Viewing Angle: X Axis +50°, Y Axis +75°
- Built-in CMOS Shift Registers with Constant Current LED Row Drivers
- Custom Fonts from Shift Registers
- Easily Cascaded for Multiple Displays
- TTL Compatible
- End Stackable
- Extended Operating Temperature Range: -40°C to + 85°C
- · Categorized for Luminous Intensity
- All Displays Color Matched
- Compact Plastic Package
- 100% Burned-in and Tested

See Appnote 44 at www.infineon.com/opto.



DESCRIPTION

1

The HDSP200XLP are four digit 5×7 dot matrix serial input alphanumeric displays. The displays are available in red, yellow, high efficiency red, or bright green. The package is a standard twelve-pin DIP with a flat plastic lens. The display can be stacked horizontally or vertically to form messages of any length.

The HDSP200XLP has two fourteen-bit CMOS shift registers with built-in row drivers. These shift registers drive twenty-eight rows and enable the design of customized fonts. Cascading multiple displays is possible because of the Data In and Data Out pins. Data In and Out are easily input with the clock signal and displayed in parallel on the row drivers. Data Out represents the output of the 7th bit of digit number four shift register The shift register is level triggered. The like columns of each character in a display cluster are tied to a single pin (see Block Diagram). High true data in the shift register enables the output current mirror driver stage associated with each row of LEDs in the 5×7 diode array.

DESCRIPTION (continued)

The TTL compatible V_B input may either be tied to V_{CC} for maximum display intensity or pulse width modulated to achieve intensity control and reduce power consumption.

In the normal mode of operation, input data for digit four, column one is loaded into the seven on-board shift register locations one through seven. Column one data for digits 3, 2, and 1 is shifted into the display shift register locations. Then column one input is enabled for an appropriate period of time, T. A similar process is repeated for columns 2, 3, 4, and 5. If the decode time and load data time into the shift register is t, then with five columns, each column of the display is operating at a duty factor of:

$$DF = \frac{T}{5(T+t)}$$

T+t, allotted to each display column, is generally chosen to provide the maximum duty factor consistent with the minimum refresh rate necessary to achieve a flicker free display. For most strobed display systems, each column of the display should be refreshed (turned on) at a minimum rate of 100 times per second.

With columns to be addressed, this refresh rate then gives a value for the time T+t of: $1/[5 \times (100)] = 2.0$ msec. If the device is operated at 5.0 MHz clock rate maximum, it is possible to maintain t<T. For short display strings, the duty factor will then approach 20%.

Maximum Ratings

| Supply Voltage $V_{\rm CC}$ to GND | –0.5 V to +7.0 V |
|--|-------------------------------|
| Inputs, Data Out and V _B | –0.5 V to $V_{\rm CC}$ +0.5 V |
| Column Input Voltage, V _{COL} | 0.5 V to +6.0 V |
| Operating Temperature Range | 40°C to +85°C |
| Storage Temperature Range | 40°C to +100°C |
| Maximum Solder Temperature 0.063" (1.5 | i9 mm) |
| below Seating Plane, t<5.0 s | 260°C |
| Maximum Allowable Power Dissipation | |
| at T_A =25°C ⁽¹⁾ | 0.86 W |
| Note: | |

Note

Figure 1. Timing Characteristics





Figure 2. Maximum Allowable Power Dissipation vs. Temperature



AC Electrical Characteristics

 $(V_{CC}=4.75 \text{ to } 5.25 \text{ V}, T_{A}=-40^{\circ}\text{C to } 85^{\circ}\text{C})$

| Symbol | Description | Min. | Max. ⁽¹⁾ | Units | Fig. |
|-------------------------------------|---|------|---------------------|-------|------|
| T _{SETUP} | Setup Time | 50 | | ns | 1 |
| T _{HOLD} | Hold Time | 25 | | ns | 1 |
| T_{VVL} | Clock Width Low | 75 | _ | ns | 1 |
| T_{WH} | Clock Width High | 75 | _ | ns | 1 |
| $F_{(CLK)}$ | Clock Frequency | 0 | 5.0 | MHz | 1 |
| T_{THL}, T_{TLH} | Clock Transi- tion Time | _ | 200 | ns | 1 |
| T _{PHL} , T _{PLH} | Propagation Delay Clock to Data Out | | 125 | ns | 1 |

Note:

Cleaning the Displays

IMPORTANT—Do not use cleaning agents containing alcohol of any type with this display. The least offensive cleaning solution is hot D.l. water (60°C) for less than 15 minutes. Addition of mild saponifiers is acceptable. Do not use commercial dishwasher detergents.

For post solder cleaning use water or non-alcohol mixtures formulated for vapor cleaning processing or non-alcohol mixtures formulated for room temperature cleaning. Nonalcohol vapor cleaning processing for up to two minutes in vapors at boiling is permissible. For suggested solvents refer to Appnote 19 at www.infineon.com/opto.

¹⁾ Maximum allowable dissipation is derived from $V_{\rm CC}$ =5.25 V, $V_{\rm B}$ =2.4 V, $V_{\rm COL}$ =3.5 V, 20 LEDs on per character, 20% DF.

 $^{^{1)}}$ V_B Pulse Width Modulation Frequency—50 kHz (max).

Recommended Operating Conditions

| Parameter | Symbol | Min. | Тур. | Max. | Units |
|---|---------------------|------|------|------|-------|
| Supply Voltage | $V_{\rm CC}$ | 4.75 | 5.0 | 5.25 | V |
| Data Out Current, Low State | I _{OL} | _ | _ | 1.6 | mA |
| Data Out Current, High State | I _{OH} | -0.5 | _ | _ | mA |
| Column Input Voltage, Column On HDSP2000LP (1) | V_{COL} | 2.4 | _ | 3.5 | V |
| Column Input Voltage, Column On, HDSP2001LP/2002LP/2003LP (1) | V_{COL} | 2.75 | _ | 3.5 | V |
| Setup Time | T _{SETUP} | 70 | _ | _ | ns |
| Hold Time | T_{HOLD} | 30 | _ | _ | ns |
| Width of Clock | T _{W(CLK)} | 75 | _ | _ | ns |
| Clock Frequency | T_{CLK} | _ | _ | 5.0 | MHz |
| Clock Transition Time | T_{THL} | | _ | 200 | ns |

Note:

Optical Characteristics

Red HDSP2000LP

| Description | Symbol | Min. | Typ. ⁽⁴⁾ | Units | Test Conditions |
|--|--------------------|------|---------------------|-------|---|
| Peak Luminous Intensity per LED ^(1,3) (Character Average) | I _{Vpeak} | 105 | 200 | μcd | $V_{\rm CC}$ =5.0 V, $V_{\rm COL}$ =3.5 V $T_{\rm A}$ =25°C, $V_{\rm B}$ =2.4 V |
| Peak Wavelength | λ_{Vpeak} | _ | 655 | nm | _ |
| Dominant Wavelength (2) | λ _{dom} | _ | 639 | nm | _ |

Yellow HDSP2001LP

| Description | Symbol | Min. | Typ. ⁽⁴⁾ | Units | Test Conditions |
|--|--------------------|------|---------------------|-------|---|
| Peak Luminous Intensity per LED ^(1,3) (Character Average) | I _{Vpeak} | 400 | 1140 | μcd | V_{CC} =5.0 V, V_{COL} =3.5 V T_{A} =25°C, V_{B} =2.4 V |
| Peak Wavelength | λ_{Vpeak} | _ | 583 | nm | _ |
| Dominant Wavelength ⁽²⁾ | λ_{dom} | _ | 585 | nm | _ |

High Efficiency Red HDSP2002LP

| Description | Symbol | Min. | Typ. ⁽⁴⁾ | Units | Test Conditions |
|--|--------------------|------|---------------------|-------|---|
| Peak Luminous Intensity per LED (1,3) (Character Average) | I _{Vpeak} | 400 | 1430 | μcd | $V_{\rm CC}$ =5.0 V, $V_{\rm COL}$ =3.5 V $T_{\rm A}$ =25°C, $V_{\rm B}$ =2.4 V |
| Peak Wavelength | λ_{Vpeak} | _ | 635 | nm | _ |
| Dominant Wavelength (2) | λ_{dom} | _ | 626 | nm | _ |

Green HDSP2003LP

| Description | Symbol | Min. | Тур. (4) | Units | Test Conditions |
|--|--------------------|------|----------|-------|--|
| Peak Luminous Intensity per LED ^(1,3) (Character Average) | I _{Vpeak} | 650 | 1550 | μcd | V _{CC} =5.0 V, V _{COL} =3.5 V T _A =25°C, V _B =2.4 V |
| Peak Wavelength | λ_{Vpeak} | _ | 565 | nm | _ |
| Dominant Wavelength (2) | λ _{dom} | _ | 569 | nm | _ |

- 1) The displays are categorized for luminous intensity with the intensity category designated by a letter code on the bottom of the package.
- Dominant wavelength (λ_{dom}) is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.
- The luminous sterance of the LED may be calculated using the following relationships: L_V (cd/m²)= I_V (Candela)/A (Meter)²

 L_V (Footlamberts)= πI_V (Candela)/A (Foot)²

HDSP2000LP, A=5 58 x 10⁻⁸ m²=6 x 10⁻⁷ ft.²

HDSP2001/2/3LP, $A=7.8 \times 10^{-8} \text{m}^2=8.4 \times 10^{-7} \text{ft.}^2$

⁴⁾ All typical values specified at $V_{\rm CC}$ =5.0 V and $T_{\rm A}$ =25°C unless otherwise noted.


¹⁾ See Figure 3: Peak column current versus column voltage

Electrical characteristics (-40°C to +85°C, unless otherwise specified)

| Description | Symbol | Min. | Typ.(1) | Мах. | Units | Test Conditio | ns |
|---|---|------|---------|------|-----------------|---|---|
| Supply Current (quiescent) | V_{CC} | _ | 1 | 5 | mA | V _B =0.4 V | V _{CC} =5.25 V |
| | | _ | 1 | 5 | mA | V _B =2.4 V | V _{CLK} =V _{DATA} =2.4 V All SR Stages=Logical 1 |
| Supply Current (operating) | $V_{\rm CC}$ | _ | 1.5 | 10.0 | mA | F _{CLK} =5.0 MHz | 7 |
| Column Current at any Column Input ⁽²⁾ | i _{COL} (All) | _ | _ | 10 | μА | V _B =0.4 V | V _{CC} =5.25 V |
| | I _{COL} | _ | 335 | 410 | mA | V _B =2.4 V | $V_{\rm COL}$ =3.5 V All SR Stages=Logical 1 |
| V _B , Clock or Data Input, Threshold Low V _B , Clock or Data Input, Threshold High | $V_{IL} \ V_{IH}$ | 2.0 | _ | 0.8 | V V | V _{CC} = 4.75 V–5 | 5.25 V |
| Data Out Voltage | V _{OH} | 2.4 | _ | _ | V | I _{OH} =-0.5 mA | |
| | V _{OL} | _ | _ | 0.4 | V | I _{OL} =1.6 mA | I _{COL} =0 mA |
| Input Current Logical 0, V _B only | $I_{ oldsymbol{oldsymbol{oldsymbol{oldsymbol{I}}} oldsymbol{oldsymbol{I}}}$ | -30 | -110 | -300 | μА | V _{CC} =4.75 V-5 | .25 V, V _{IL} =0.8 V |
| Input Current Logical 0 Data, Clock | $I_{ oldsymbol{oldsymbol{oldsymbol{I}}} }$ | _ | -1 | -10 | μА | | |
| Power Dissipation per Package (2) | P_{D} | _ | 0.4 | _ | W | $V_{\rm CC}$ =5.0, $V_{\rm COL}$ =3.5 V, 17.5% DF 15 LEDs on per character, V _B =2.4 V | |
| Thermal Resistance IC Junction-to-Ambient | $R\theta_{J-A}$ | _ | 85 | _ | °C/W/ Device | | |


Notes:

Figure 3. Peak Column Current vs. Column Voltage



 $^{^{1)}\,}$ All typical values specified at $V_{\rm CC}{=}5.0$ V and $T_{\rm A}{=}25^{\circ}{\rm C}$ unless otherwise noted. $^{2)}\,$ See Figure 3: Peak column current versus column voltage.

Figure 4. Block Diagram



Contrast Enhancement Filters

| Display Color | | Ambient Lighting | | | | | | | |
|----------------------|---|---|---|--|--|--|--|--|--|
| | Dim | Moderate | Bright | | | | | | |
| Red HDSP2000LP | Panelgraphic Dark Red 63 Panelgraphic Ruby Red 60 Chequers Red 118 Plexiglass 2423 | Polaroid HNCP37 3M Light Control Film Panelgraphic Gray 10 Chequers Gray 105 | _ | | | | | | |
| Yellow HDSP2001LP | Panelgraphic Yellow 27 | | Polaroid HNCP 10-Glass* Marks Polarized MPC 30-25C** | | | | | | |
| HER HDSP2002LP | Panelgraphic Ruby Red 60 Chequers Red 112 | | Note 1 Polaroid HNCP 10-Glass* Marks Polarized MPC 20-15C** | | | | | | |
| Green HDSP20013P | Panelgraphic Green 48 Chequers Green 107 | | Polaroid HNCP 10-Glass* Marks Polarized MPC 50-12C** | | | | | | |

Note:

1. Optically coated circular polarized filters, such as Polaroid HNCP10.

*Polaroid Corp. 1 Upland Rd., Bldg. #2 Norwood, MA 02062 800/225-2770 **Marks Polarized Corp. 25-B Jefryn Blvd. W Deer Park, NY 11729 516/242-1300 FAX 516/242-1347

Marks Polarized Corp. manufactures to MIL-1-45208 inspection system.

General Quality Assurance Levels

Generic data available.


Thermal Considerations

The small alphanumeric displays are hybrid LED and CMOS assemblies that are designed for reliable operation in commercial, industrial, and military environments. Optimum reliability and optical performance will result when the junction temperature of the LEDs and CMOS ICs are kept as low as possible.

Thermal Modeling

HDSP200XLP displays consist of two driver ICs and four 5 x 7 LED matrixes. A thermal model of the display is shown in Figure 5. It illustrates that the junction temperature of the semiconductor = junction self heating + the case temperature rise + the ambient temperature. Equation 1 shows this relationship.

Figure 5. Thermal model



See Equation 1 below.

The junction rise within the LED is the product of the thermal impedance of an individual LED (37°C/W, DF=20%, F=200 Hz), times the forward voltage, $V_{\text{F(LED)}}$, and forward current $I_{\text{F(LED)}}$, of 13–14.5 mA. This rise averages $T_{\text{J(LED)}}$ =1°C. The table below shows the $V_{\text{F(LED)}}$ for the respective displays.

| Model Number | VF | | | | |
|----------------|------|------|------|--|--|
| | Min. | Тур. | Max. | | |
| HDSP2000LP | 1.6 | 1.7 | 2.0 | | |
| HDSP2001/2/3LP | 1.9 | 2.2 | 3.0 | | |

The junction rise within the LED driver IC is the combination of the power dissipated by the IC quiescent current and the 28 row driver current sinks. The IC junction rise is given in Equation 2.

A thermal resistance of 28°C/W results in a typical junction rise of 6°C.

See Equation 2 below.

Equation 1.

$$\begin{split} T_{J(LED)} &= P_{LED} Z_{\theta JC} + P_{CASE} \left(R_{\theta JC} + R_{\theta CA} \right) + T_A \\ T_{J(LED)} &= \left[(I_{COL}/28) V_{F(LED)} Z_{\theta JC} \right] + \left[(n/35) I_{COL} DF(5 V_{COL}) + V_{CC} I_{CC} \right] \cdot \left[R_{\theta JC} + R_{\theta CA} \right] + T_A \end{split}$$

Equation 2.

$$\begin{split} T_{J(IC)} &= P_{COL}(R_{\theta JC} + R_{\theta CA}) + T_A \\ T_{J(IC)} &= \left[5(V_{COL} - V_{F(LED)}) \cdot (I_{COL}/2) \cdot (n/35)DF + V_{CC} \cdot I_{CC} \right] \cdot \left[R_{\theta JC} + R_{\theta CA} \right] + T_A \end{split}$$

For ease of calculations the maximum allowable electrical operating condition is dependent upon the aggregate thermal resistance of the LED matrixes and the two driver ICs. All of the thermal management calculations are based upon the parallel combination of these two networks which is 15°C/W. Maximum allowable power dissipation is given in Equation 3.

Equation 3.

$$P_{DISPLAY} = \frac{T_{J(MAX)} - T_A}{R_{\theta JC} + R_{\theta CA}}$$

 $P_{DISPLAY} = 5V_{COL} I_{COL} (n/35) DF + V_{CC} I_{CC}$

For further reference see Figures 2, 7, 8, 9, 10 and 11.

Key to equation symbols

 $\begin{array}{ll} \text{DF} & \text{Duty factor} \\ I_{\text{CC}} & \text{Quiescent IC current} \\ I_{\text{COL}} & \text{Column current} \end{array}$

n Number of LEDs on in a 5 x 7 array $P_{\rm CASE}$ Package power dissipation excluding LED

under consideration

 P_{COL} Power dissipation of a column Power dissipation of the display Power dissipation of a LED

 $R_{
m \theta CA}$ Thermal resistance case to ambient $R_{
m \theta JC}$ Thermal resistance junction to case

T_A Ambient temperature

 $\begin{array}{ll} T_{\rm J(IC)} & {\rm Junction~temperature~of~an~IC} \\ T_{\rm J(LED)} & {\rm Junction~temperature~of~a~LED} \\ T_{\rm J(MAX)} & {\rm Maximum~junction~temperature} \end{array}$


 $\begin{array}{ll} V_{\rm CC} & \mbox{IC voltage} \\ V_{\rm COL} & \mbox{Column voltage} \\ V_{\rm F(LED)} & \mbox{Forward voltage of LED} \end{array}$

Z_{0,JC} Thermal impedance junction to case

Optical Considerations

The light output of the LEDs is inversely related to the LED diode's junction temperature as shown in Figure 6. For optimum light output, keep the thermal resistance of the socket or PC board as low as possible.

Figure 6. Normalized Luminous Intensity vs. Junction Temperature



When mounted in a 10°C/W socket and operated at Absolute Maximum Electrical conditions, the HDSP200XLP will show an LED junction rise of 17°C. If $T_{\rm A}$ =40°C, then the LED's $T_{\rm J}$ will be 57°C. Under these conditions Figure 7 shows that the $I_{\rm V}$ will be 75% of its 25°C value.

Figure 7. Maximum LED Junction Temperature vs. Socket Thermal Resistance




Figure 8. Maximum Package Power Dissipation




Figure 9. Package Power Dissipation




Figure 10. Maximum Character Power Dissipation




Figure 11. Character Power Dissipation

