
Computer Organization Lab 1


0113110 Po-han Chen, 0316213 Yu-wen Pwu

Architecture Diagram


Schematic 1



Schematic 2



Schematic 3



Detailed Description of the Implementation

Nunc id quam a ex accumsan rhoncus. Vestibulum ut est non metus porttitor ullamcorper hendrerit sed nibh. Proin suscipit malesuada magna, a faucibus ipsum accumsan quis. Nulla facilisi. Phasellus massa risus, elementum non diam at, dapibus cursus eros. Nullam efficitur tortor id ipsum molestie, et condimentum felis congue. Donec aliquet efficitur elit at rutrum. Praesent aliquam dui eu tincidunt tempor. Curabitur vitae mi posuere, mollis leo a, molestie nisl. Sed aliquet libero eu volutpat tincidunt. Vivamus posuere mauris ipsum, nec condimentum tortor tempus rutrum.

Problems Encountered and Solutions

Sed non ullamcorper orci, in blandit eros. Sed ultricies augue tempus, malesuada erat eget, porta dui. Donec eu faucibus purus, sed auctor turpis. Pellentesque dictum enim eros, in bibendum libero lacinia et. Vestibulum neque metus, molestie eget mauris id, placerat vulputate neque. Duis tristique ultricies pretium. Vivamus vel pharetra nisi, et finibus tellus. Etiam vitae metus eu mauris fringilla dapibus.

Lesson Learned (If Any)

- I. 肝毋好, 人生係黑白的; 肝若好, 作業係空白的。
- II. Verilog 2001 added the generate block, which is very handy to instantiate an abundance of modules.
- III. Xilinx Vivado Design Suite is much more powerful than its legacy EDA tool Xilinx ISE Design Suite.