{"payload":{"header_redesign_enabled":false,"results":[{"id":"178010533","archived":false,"color":"#adb2cb","followers":5,"has_funding_file":false,"hl_name":"yuxguo/USTC_CS_digital_labs","hl_trunc_description":"Verilog code of Digital circuit lab in 2018 Fall","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":178010533,"name":"USTC_CS_digital_labs","owner_id":46134347,"owner_login":"yuxguo","updated_at":"2019-03-27T14:40:50.797Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ayuxguo%252FUSTC_CS_digital_labs%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/yuxguo/USTC_CS_digital_labs/star":{"post":"hnrdOtN37W-DLSBu-3IliqF5iYKVRg9bTxguZOwTFeJi5zPArpdjhhfmTHGegvqWx4b6PNNm1R89n5A2EboO5A"},"/yuxguo/USTC_CS_digital_labs/unstar":{"post":"y2wE0cdJ_DfGJwQSMAIn3uZxfZiAHR9Hk23y8CCaspH6RgObB3frZVEa2RPxqOXKcbulweSxo-yMuT1a3tzGZg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"IgvQe3suGMEjr2o3YK7kZzcOFkO0XdPeRF4EwFzvxu25tdtsipnaVF4bXoXKQr9Fd0TDCdqw2nu0LWUZSJi9Rw"}}},"title":"Repository search results"}