用户态中断 UINTC控制器实现

张宇轩@计96

https://github.com/yuxuan-z19/uintc

操作系统可以利用中断... 应用程序

- 实时响应外设
- 计时
- 跨核通信

- 类似现用系统调用实现
 - 通过系统调用操作外设
 - 信号等 IPC 机制

- 用户态驱动
- 不用陷入内核的 IPC

发送方 **UINTC-MAT** 硬件线程 • 发送方数 × 接收方数 的 enable / pending 矩阵 每个发送方/接收方槽位记录一软件编号 uiid,对应应用程序申请的发送/接收口 每个上下文 (对应硬件线程) 记录监听的接收 方编号 receiver_id 接收方

问题 即使基于reg,二维矩阵的索引会带来很大的查找开销解决 每个接收方维护独自的消息队列,内容为发送方UIID/索引思考 如何维护多个任务队列的资源? Block RAM => 地址映射?

项目进展

W01~02 确定选题


W03~05 在ZCU104上复现labeled(未运行rCore-N)

W05~06 调研rocket chip的PLIC、CSR和核间中断


W07~08 按照规范实现邻接矩阵的UINTC控制器

W09 完成UINTC控制器的"邻接表"实现,准备接入BRAM

未来 rCore-N + UIPI with labeled + UINTC



与UINTC相同 维护enable(允许中断请求)、claim(接收中断请求)、status(查询中断请求是否领取),控制器在Block RAM上实现 **与UINTC不同** pending采用邻接(表)队列实现,新增sender disable来强制不响应历史上发出的中断请求




操作码规范如下:

op[2]	op[1:0]
0 设置enable, 1 设置pending	00 取消设置, 01 设置, 11 清空


采用握手信号和冗余位来保证安全性

清空请求发生 \Leftrightarrow 切换上下文 \Rightarrow 清空当前的 enable 和 pending ,因此**特别约定**当低2位全为1时清空 enable 和 pending

```
class EnableMap(implicit p: config.Parameters) extends Module {
 val io = IO(new Bundle {}
     val src request = Flipped(Valid(new Request))
     val sink_request = Valid(new Request)
     val sink enable = Output(Bool())
 val src id = io.src request.bits.idx.src
 val dst id = io.src request.bits.idx.dst
val bitmap = RegInit(
   VecInit(Seq.fill(p(SOCKET CNT))(0.U((1 << log2Ceil(p(SOCKET CNT))).W)))</pre>
 val bit set = 1.U << dst id
 val op = io.src request.bits.op(1, 0)
 when(io.src request.valid && !io.src request.bits.op(2)) {
    when(op === "b01".U) {
         bitmap(src id) := bitmap(src id) | bit set // set
     }.elsewhen(io.src request.bits.op(1, 0) === "b11".U) {
         bitmap(src id) := 0.U // clear
     }.elsewhen(op === "b00".U) {
         bitmap(src id) := bitmap(src id) & ~bit set // unset
     }.otherwise {}
 io.sink request := RegNext(io.src request)
 io.sink enable := RegNext(bitmap(src id)(dst id))
```



```
class Controller(implicit p: config.Parameters) extends Module {
val io = IO(new Bundle {
    val request sent = Flipped(Decoupled(new Request))
    val request recv =
        Vec(p(SOCKET_CNT), Decoupled(UInt(p(LG2_SOCKET_CNT).W)))
val request queue = Queue(io.request sent, 16)
/* enable reg stage */
val enable map = Module(new EnableMap)
enable_map.io.src_request.valid := request_queue.valid
enable map.io.src request.bits := request queue.bits
request queue.ready := enable map.io.sink request.valid
// once the pipereg is set, we could pop the queue
/* enable reg stage */
val pending queues = Seq.fill(p(SOCKET CNT)) {
   Module(new Queue(UInt(p(LG2 SOCKET CNT).W), 16))
// ? act as adjacency list
val request = enable_map.io.sink_request.bits
pending_queues.zipWithIndex.foreach {
    case (q, idx) \Rightarrow {
        q.io.enq.bits := request.idx.src
        when (
            enable_map.io.sink_request.valid && enable_map.io.sink_enable &&
            request.idx.dst === idx.U
            q.io.enq.valid := enable_map.io.sink_request.valid && request.op(2)
        }.otherwise { q.io.enq.valid := false.B }
        io.request recv(idx) <> q.io.deq
```



```
class RecverPort(implicit p: config.Parameters) extends Module {
val io = IO(new Bundle {
   val request_recv =
        Flipped(Vec(p(SOCKET CNT), Decoupled(UInt(p(LG2 SOCKET CNT).W))))
   val request disable =
        Input(Vec(p(SOCKET CNT), Bool())) // maintain by cores
   val recver claim =
        Vec(p(SOCKET CNT), Decoupled(UInt(p(LG2 SOCKET CNT).W)))
   val sender status = Output(Vec(p(SOCKET CNT), Bool()))
(io.recver_claim zip io.request_recv) foreach {
   case (claim, recv) => {
        claim.bits := recv.bits
        claim.valid := recv.valid && io.request_disable(recv.bits) === false.B
        recv.ready := Mux(io.request_disable(recv.bits) === true.B, true.B, claim.ready)
           // if it's disabled just ignore it
io.sender status := DontCare
for (port <- io.recver_claim)
    io.sender status(port.bits) :=
        RegNext(port.valid && port.ready, init = false.B)
```