
# HW1 report

工科 109 黄郁雲 E94051136

#### 1 > Design principle

依照作業給的 Gate-level structure 來設計。



### 2 · flow summary result

```
Flow Summary
                                                 Successful - Fri Nov 02 15:45:46 2018
10.0 Build 262 08/18/2010 SP 1 SJ Full Version
     Flow Status
     Quartus II Version
     Revision Name
                                                 mux
     Top-level Entity Name
                                                 mux
     Family
                                                 Cyclone II
     Device
                                                 EP2C70F896C8
     Timing Models
Met timing requirements
                                                 Final
                                                 Yes
                                                 2 / 68,416 ( < 1 %)
2 / 68,416 ( < 1 %)
0 / 68,416 ( 0 %)
  Total logic elements
         Total combinational functions
         Dedicated logic registers
     Total registers
                                                 0
     Total pins
                                                 7/622(1%)
     Total virtual pins
                                                 0
                                                 0 / 1,152,000 (0 %)
     Total memory bits
                                                 0/300(0%)
0/4(0%)
     Embedded Multiplier 9-bit elements
     Total PLLs
```

### 3 · minimum CYCLE in post-sim: 5

## 4 · gate level Simulation

通過測資截圖如下:

