Digital IC Design Training

Sep 25, 2018

Student: Jen-Hao Hsiao, Yu-Fen Wu

Professor: Wen-Long Chin

Outline

- Finite State Machine
- Example: Bit-stream Pattern Detector

Finite State Machine

What is FSM?


- A desired relationship between the input and the output sequences.
- FSM structures
 - > Mealy machine
 - > Moore machine

Finite State Machine

- FSM structures
 - > Contains sequential networks and combinational logic.
 - > The sequential network is a set of flip-flops.
 - ➤ Mealy machine: the output follows the input and current state.
 - ➤ Moore machine: the output depends on the current state only.

Finite State Machine

FSM structures




Example: Bit-stream Pattern Detector

- Input 1-bit *bit_in*. Output 1-bit *det_out*.
- *det_out* gives 1 when *bit_in* is 101.

 $bit_in = 001011010110011$


 $det_out = 000010010100000$

Current	Next state		Output (det_out)	
State	bit_in=0	bit_in=1	bit_in=0	bit_in=1
S0	S0	S 1	0	0
S1	S2	S 1	0	0
S2	S0	S 1	0	1




```
module fsm bspd2(clk, reset, bit in, det out);
     input clk, reset, bit in;
     output det out;
     reg [1:0] current state;
     reg [1:0] next state;
     wire det out;
 8
     parameter
                S0 = 2'b00,
10
                 S1 = 2'b01,
11
                 S2 = 2'b10;
12
13
     //FSM current state register
14
     always@(posedge clk or posedge reset)
15
         if(reset==1)
16
             current state <= S0;
17
         else
18
             current state <= next state;</pre>
19
```


Current	Next state		Output (det_out)	
State	bit_in=0	bit_in=1	bit_in=0	bit_in=1
S0	S0	S 1	0	0
S1	S2	S1	0	0
S2	S0	S 1	0	1



Current	Next state		Output (det_out)	
State	bit_in=0	bit_in=1	bit_in=0	bit_in=1
S0	S0	S 1	0	0
S1	S2	S1	0	0
S2	S0	S 1	0	1

```
20
       //FSM next state logic
       always@(*)
           case (current state)
  22
  23
               S0: next state = (bit in==1) ? S1 : S0;
  24
               S1: next state = (bit in==0) ? S2 : S1;
  25
               S2: next state = (bit in==1) ? S1 : S0;
               default: next state = S0;
  26
  27
           endcase
  28
  29
       //FSM output logic
       assign det_out = ((current_state==S2)&&(bit_in==1)) ? 1 : 0;
  30
  31
  32
       endmodule
clk
```





Input/Output