# LAB 3 Report


# Team 4

B08901006 蔡亞辰 / B08901074 尤韻嘉 / B08901174 郭尚睿

# Hierarchy


- $\rightarrow \text{DE2\_115.sv}$ 
  - $\rightarrow$  Altpll.v
  - $\rightarrow$  Top.sv
    - $\rightarrow$  I2C.sv
    - $\rightarrow$  AudRecorder.sv
    - $\rightarrow$  AudPlayer.sv
    - $\rightarrow$  AudDSP.sv

# **Block Diagram**




# **FSM**


# [Top Level]




# [I2C]




#### [DSP]




#### [Recorder]




# [Player]





# Fitter Summary





### **Timing Analyzer**














#### Difficulties & Solutions

- [I2C] 一開始我是另外拉一個小module去define每一輪的8 bits, 但這樣會增加define SDA 的難度以及增加counter的數量:
  - Solution: 用matrix的方式define 7 個24 bit的instructions, 我也是在這次lab中才學 到如何在verilog中define/使用 matrix
- [I2C] 在助教的github上有看到好像每傳24b要經過114 cycles, 但我們怎麼想/計算都算不到那麼多:
  - Solution: 後來實作上好像沒出什麼問題, 所以應該只有52 cycles 也是ok的
- [PLAYER] 播放時出現大量雜音
  - Solution: 在送完16bit音訊後, o\_AUD\_DACDAT不能設0或dacdata[LSB], 而是要

#### 設為dacdata[MSB]

- [DSP] 在一次內差慢速播放時會有雜音
  - Solution: 在計算內差值時可能會有超過16b的值而發生overflow的問題,因此在計算時需要使用更多的bit做計算才能保證計算結果的正確

# Bonus!

把播放狀態印出來:

顯示	狀態
0	IDLE
1	initialize
2	record
3	play