
# EECS 370 - Lecture 11 Multi-Cycle Data Path



## Reminder

- If you're watching lectures asynchronously...
- I have studio recordings
  - Much better quality than lecture recordings
  - I won't walk off screen, etc





### Extra Lecture Section

- Professor Gokul has moved his lecture section to 10:30 am in EWRE
  - Feel free to attend those if that time works better for you




#### Announcements


- P2
  - P2a due Thursday
  - P2L due in a month
- HW 2
  - Posted, due next week
- Lab 5 due Wed
- Midterm Exam
  - Thu Oct 12<sup>th</sup>, 6-8 pm (next week)
  - Sample exams on website
  - You can bring 1 sheet (double sided is fine) of notes
  - We will provide LC2K encodings + ARM cheat sheet




#### **LC2K Single-Cycle Datapath Implementation**




#### **Executing a LW Instruction on LC2Kx Datapath**




#### **Executing a SW Instruction**




#### **Executing a SW Instruction on LC2Kx Datapath**




#### **Executing a BEQ Instruction**



#### **Executing "not taken" BEQ Instruction on LC2K Datapath**



#### **Executing a "taken" BEQ Instruction on LC2K Datapath**




## So Far, So Good


- Every architecture seems to have at least one "ugly" instruction
  - Something that doesn't elegantly fit in with the hardware we've already included
- For LC2K, that ugly instruction is JALR
  - It doesn't fine into our nice clean datapath
- To implement JALR we need to:
  - Write PC+1 into regB
  - Move regA into PC
- Right now there is:
  - No path to write PC+1 into a register
  - No path to write a register to the PC




#### **Executing a JALR Instruction**



#### What if regA = regB for JALR?



#### **Changes for JALR 1 1 Instruction**



# What's Wrong with Single-Cycle?

- All instructions run at the speed of the slowest instruction.
- Adding a long instruction can hurt performance
  - What if you wanted to include multiply?
- You cannot reuse any parts of the processor
  - We have 3 different adders to calculate PC+1, PC+1+offset and the ALU
- No benefit in making the common case fast
  - Since every instruction runs at the slowest instruction speed
    - This is particularly important for loads as we will see later



# What's Wrong with Single-Cycle?

- 1 ns Register read/write time
- 2 ns ALU/adder
- 2 ns memory access
- 0 ns MUX, PC access, sign extend, ROM

	Get	read	ALU	mem	write	2ns
	Instr	reg	oper.		reg	The reason we don't count Pc=Pct1
• add:	2ns	+ 1ns	+ 2ns		+ 1 ns	is because we can do PC = pc+1 while we = 6 ns load instruction from memory.
• beq:	2ns	+ 1ns	+ 2ns			= 5  ns
• sw:	2ns	+ 1ns	+ 2ns	+ 2ns		= 7 ns  = 8 ns  during one cycle, we need to finish on instruction, depend on the longest one.
• lw:	2ns	+ 1ns	+ 2ns	+ 2ns	+ 1ns	= 8 ns the longest one.
						the frequency of our clock cant chause



Poll: What is the latency of lw?

## Computing Execution Time

#### Assume: 100 instructions executed

```
25% of instructions are loads, 25 W 7 %.

10% of instructions are stores, 10 SW 6n5.

45% of instructions are adds, and 45 add 6n5.

20% of instructions are branches. 20 bg, 5n5
```

#### Single-cycle execution:

#### Optimal execution:

?? 
$$25\times8+10\times7+45\times6+20\times5$$
.  
 $200+70+270+100=640$  ns.

<u>Poll:</u> What is the single-cycle execution time?

How fast could this run if we weren't limited by a single-clock period?



## Computing Execution Time

Assume: 100 instructions executed

25% of instructions are loads,

10% of instructions are stores,

45% of instructions are adds, and

20% of instructions are branches.

Single-cycle execution:

100 \* 8ns = **800** ns


Optimal execution:

25\*8ns + 10\*7ns + 45\*6ns + 20\*5ns = 640 ns



## Multiple-Cycle Execution


- Each instruction takes multiple cycles to execute
  - Cycle time is reduced
  - Slower instructions take more cycles
  - Faster instruction take fewer cycles
    - We can start next instruction earlier, rather than just waiting
  - Can reuse datapath elements each cycle
- What is needed to make this work?
  - Since you are re-using elements for different purposes, you need more and/or wider MUXes.
  - You may need extra registers if you need to remember an output for 1 or more cycles.
  - Control is more complicated since you need to send new signals on each cycle.






#### LC2K Datapath – cycle groups · excute the instruction. • Decoding the instruction Cycle 2 figure out what Fetching the instruction Cycle 1 from memory doing computation. Cycle 3 we are doing · write the result back . then read out the register values Sign extend [I will nee Instruction Register memory file WrEn En R/W 3x8 **Control ROM** decod

#### Multi-cycle LC2 Datapath




#### State machine for multi-cycle control signals (transition functions)



All instruction need go back to state o.


 $4bits \longrightarrow 4ff.$ 

# Implementing FSM





## Building the Control ROM






## First Cycle (State 0) Fetch Instr

- What operations need to be done in the first cycle of executing any instruction?
  - Read memory[PC] and store into instruction register.
    - Must select PC in memory address MUX (MUX<sub>addr</sub>= 0)
    - Enable memory operation (Mem<sub>en</sub>= 1)
    - R/W should be (read) (Mem<sub>r/w</sub>= 0)
    - Enable Instruction Register write (IR<sub>en</sub>= 1)
  - Calculate PC + 1
    - Send PC to ALU (MUX<sub>alu1</sub> = 0)
    - Send 1 to ALU (MUX<sub>alu2</sub> = 01)
    - Select ALU add operation (ALU<sub>op</sub> = 0)
  - $PC_{en} = 0$ ;  $Reg_{en} = 0$ ;  $MUX_{dest}$  and  $MUX_{rdata} = X$
- Next State: Decode Instruction




## First Cycle (State 0) Fetch Instr

This is the same for all instructions (since we don't know the instruction yet!)




# First Cycle (State 0) Fetch Instr

This is the same for all instructions (since we don't know the instruction yet!)




## Building the Control ROM






**State 1: instruction decode** 




## **State 1: output function**

Poll: What will the control bits be?




## **State 1: output function**

Update PC; read registers (regA and regB); use opcode to determine next state



## Building the Control ROM

How do we set next state?? Let's come back to that...





## Next time


- Finish up multi-cycle processors
- Introduce pipelining



## Extra Slides




## State 2: Add cycle 3





## State 2: Add Cycle 3 Operation


Send control signals to MUX to select values of regA and regB and control signal to ALU to add






## State 2: Add Cycle 3 Operation

Send control signals to MUX to select values of regA and regB and control signal to ALU to add






#### **Building the Control Rom**






## State 3: Add cycle 4





## Add Cycle 4 (State 3) Operation


Send control signal to address MUX to select dest and to data MUX to select ALU output, then send write enable to register file.






## Add Cycle 4 (State 3) Operation

Send control signal to address MUX to select dest and to data MUX to select ALU output, then send write enable to register file.






### Building the Control Rom






## Return to State 0: Fetch cycle to execute the next instruction





#### Control Rom for nor (4 and 5)

Same output as add except ALU<sub>op</sub> and Next State






### Agenda

- Short-comings of single-cycle
- Multi-cycle overview
- Fetching instructions
- Decoding instructions
- ADD/NOR execution
- Choosing which state to transition to
- LW/SW execution
- BEQ execution
- Performance



# What about the transition from state 1?





# Complete transition function circuit

stores which state we should branch to after decode for keep the control rom be the same. each opcode 2 add opcode  $^{\circ}_{\nu}$ 4 nor decoder 6 lw 9 sw **11** beq Two tan add opcode as  $\infty$ ?? halt input to ROM, But it 0 noop will let the Size of Rom XB Output: Control Signals Next State Next State


Salso the only time we care about opude
is when we transfer from State 1 to "add" "nor" " lw" "sw"
"beg" **Next State** 



**Secondary ROM** 


## Complete transition function circuit

**Secondary ROM** stores which state we should branch to after decode for each opcode





#### Control Rom (use of 1111 state)





#### Control Rom (use of 1111 state)

