



UM EECS 270 F22

Introduction to Logic Design

14. Sequential Building Blocks


Sequential Blocks




- Goal is to create a toolbox of frequently used sequential devices
 - Registers
 - Counters
 - Ripple counter
 - Parallel counter
 - Shift Registers
 - Parallel in shift register
 - Universal shift register
 - Shift Register Counters
 - Ring counter
 - Johnson counter
 - Linear feedback shift register

Registers

- A collection of two or more D flip-flops with a common clock is called a **register**
- Used to store a collection of bits



- Adding a mux at the input of each D FF allows for loading new value or storing current value



Counters


作用: eg: doing multiplication sequentially → 需要多少步才能得到结果
we have to do in order to get the result. 意思是 timing controller

eg: modulo 8 counter: 01234567 cycle of 8 state.

means number of states and the count sequence

modulo counters

- Very common sequential circuit
- No physical counter can count forever – real counters are **modulo counters**
 - i.e., they “count” through a finite number of states and then repeat
 - The number of states in a counter’s sequence is called the **modulus** of the counter
 - Example: A counter that counts the sequence 0, 1, 2, ..., 7, 0, 1, ... is a *modulo 8 counter*
- A **ripple counter** is an easy counter implementation




JK flip flop is just like SR flip flop

SR latch 0010 0101 是 invalid combination of input.
when S=1, R=1; the output are both '0', which are not complement with each other. 1111 → 0000, 0000 → 1111.
0011 0110 是我们想要的: set & reset & hold.

“11” combination 01111000, 01111111 是非法的
叫做 JK functionality: flip the state. (toggles it)

对于这个 JK ff 来说, JK=11
功能: on every edge of the clock, the state will toggle.
逻辑: 在每一个时钟边沿, 状态会翻转。
因为: 用 ff 的输出 1111 和 0000 作时钟。



What is the modulus of this counter?

8

the problem is that:

the changes from one counter to the next do not happen at the same time, because they are not controlled by same CLK

- State changes **ripple** through the circuit
- Outputs don't change at the same time!

Solution is to go synchronous

what we need: All the flip flops be controlled by the same clock

所以我们不能光有 flip flop, 我们还得有其他的 logic.

Parallel Counter

- Would like all state variables to run on the same clock signal
- Examining the binary code yields an easy implementation:

$b = Q$	b_2	b_1	b_0
0	0	0	0
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	
0	0	0	

the 1st bit toggles on the primary clock
the 2nd bit toggles on the complement of the 1st bit
the 3rd bit toggles on the complement of the 2nd bit


- Under what condition does each bit toggle?

- When all bits of lesser significance are 1!

- This is true no matter how many bits in the counter


当 b_0 是 1 时, b_1 要 toggle.
当 b_1 是 1 时, b_2 要 toggle.
当 less significant bits ($b_0 \& b_1$) become max, they are all one.

when flip a bit? (除 b_0)
when all bits before it are all one.



Parallel Counter with Enable, Load, and Reset


- New counter inputs
 - **RESET**: reset all state variables to 0
 - **ENABLE**:
enable = 1 → count,
enable = 0 → hold
 - **LOAD**: set state variables to load input values
- New inputs are *synchronous*
 - Their effects are not seen until the clock edge




Using a Modulo n Counter to Make a Modulo m Counter ($m < n$)



- Want to implement a modulo 10 counter with the sequence:
0, 1, 2, ..., 9, 0, 1,...
without designing a new counter from scratch
- Use modulo 16 counter with a few modifications
 - Need to reset the counter during the counting sequence
 - When should RESET be asserted?
 - When state 9 (1001) is detected on the state variables!



发现从0-9的过程中最左边 bit 和最右边 bit 是1
所以不必要 check Q1和Q2



9 is the first state
where both Q3
and Q0 equal 1

change 4 input and gate to 2 input and gate

Q3	Q2	Q1	Q0	#
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

Are **these** AND gate
inputs necessary??




New goal : count from 6 to 14. (How to count arbitrary sequences).
we have to load 6, and then when we get to 14. we should go back and load 6.

- Implement a modulo 9 counter with the counting sequence

6,7,...,13,14,6,7,...


- What value to load?
 - 6 (0110)
- When to load?
 - when 14 (1110) is detected on outputs



Cascading Counters

- Building an 8-bit binary counter from two 4-bit binary counters...
 - Both counters are clocked by the same signal
 - When should the higher order counter be enabled?
 - When all bits of the lower order counter are 1!

→ So that it can perform the 8 bit counting without increasing the width of the gates.



Counter Application: Polling


- Combine counter with decoder to create a 1-out-of-n sequence
- Polling:** Cycle through devices, enabling each in turn

存在的问题:

如果device3失败了,则永远不会raise done.
则整个系统stuck.(hangs)



改进方法:

给予另一个条件:时间。
Give you 10 seconds, if you don't give me feedback,
then move on to the next device.




Shift Registers


- A **shift register** allows for the shifting of its bits by one bit position on every clock edge



- A **parallel-in** shift register has additional inputs that allow for the loading of all register bits on a single clock edge
- Implementation
 - Use a mux to select between shifting mode ($\text{LOAD} = 0$) and loading mode ($\text{LOAD} = 1$)




- A **universal shift register** has four modes of operation
 - Parallel load
 - MODE = 0 (00)
 - Hold
 - MODE = 1 (01)
 - Shift Left
 - MODE = 2 (10)
 - Shift Right
 - MODE = 3 (11)




– Parallel load

- MODE = 0 (00)




– Hold

- MODE = 1 (01)




– Shift Left

- MODE = 2 (10)




– Shift Right

- MODE = 3 (11)




Using Shift Registers as Counters



- **n -bit ring counter**

- Implemented with an n -bit shift register with the serial out bit fed into the serial in input
- Counts through sequence of n one-hot encodings


对吧:
 ① n bits parallel counter logic 复杂
 但是 modulo 是 2^n xor & and gate combinational logic.
 ② n bits shift register logic 简单
 但是 modulo 是 n .
 要达到 2^n 的效果, 就需要更多的 flip flops.
 No any additional gate. it just flip flops chained together.




since there are 4 flip flops. So there are 16 states.
 However, we only use 4 of them to count

RESET	Y0	Y1	Y2	Y3
1	X	X	X	X
0	1	0	0	0
0	0	1	0	0
0	0	0	1	0
0	0	0	0	1
0	1	0	0	0

从 table 上看是从左到右.
 但是因为 Y3 是 MSB.
 Y3 Y2 Y1 Y0
 其实是从右往左.
 No extra input here



- Problems with ring counter implementation?
 - Look at state diagram:





- What if noise causes a bit to flip?
 - Counter will never return to its normal sequence

- How to make ring counter robust to noise?
- Idea: Only shift in a 1 when Q0, Q1, and Q2 are equal to 0

除3 least 3 bits全是零的时候
LSB补“1”以外，其余都是
补零，所以为了解纠正错
误情况，不是简单的让Q3
补上Q3的值。

在这里，我们只是 }
使用ser_in来补位，而不涉及到Load。



这些蓝色的，都是bad state.

如何改进 hardware，使得 bad state
能回到正确的 state 里。

All invalid states will eventually return to the counting sequence!

Q: How many state do Johnson counter has? → How many states can exist.

该问题从 flip flop 的数量出发 → 4个 ff 形成 16 states. → 我们只需要 8 个.



- **n -bit Johnson counter**

(AKA twist tale Counter)

- Implemented with an n -bit shift register with the complement of the serial out bit fed into the serial in input

$$Q_1^+ = Q_0 \quad Q_2^+ = Q_1 \quad Q_3^+ = Q_2 \quad Q_0^+ = Q_3^1$$

Initialize



$$Q_3 \quad Q_2 \quad Q_1 \quad Q_0 \quad \bar{Q}_2$$

An n -bit Johnson Counter has $2n$ states in its counting sequence

we need to decode this in order to select one of the 8 things

- Johnson counters have the same robustness problems as ring counters
- To fix:
 - Every invalid state will reach a state of the form 0xx0
 - When 0xx0 is detected, load 0001 to return to the normal sequence!

8 gates we want

↓

Valid States

	Y3	Y2	Y1	Y0
0	0	0	0	0
1	0	0	0	1
3	0	0	1	1
7	0	1	1	1
15	1	1	1	1
14	1	1	1	0
12	1	1	0	0
8	1	0	0	0
0	0	0	0	0

↓

Invalid States

	Y3	Y2	Y1	Y0
0	0	0	1	0
1	0	1	0	1
3	1	0	1	1
7	0	1	1	0
15	1	1	0	1
14	1	0	1	0
12	0	1	0	0
8	1	0	0	1

