


EECS 370 - Lecture 10

FSM and Single-Cycle Datapath

Me: Mom, can I have  ?

Mom: No we have  at home



Live Poll + Q&A: [slido.com #eeecs370](https://slido.com/#eeecs370)

Poll and Q&A Link

Announcements

- P2
 - P2a due next Thursday
 - P2L due in a month
- HW 2
 - Posted, due in ~2 weeks
- Lab 5 meets Fri/Mon
- My group office hours moved to **4941 BBB** for this week only
- Midterm Exam
 - Thu Oct 12th, 6-8 pm (2 weeks from today)
 - Sample exams on website
 - You can bring 1 sheet (double sided is fine) of notes
 - We will provide LC2K encodings + ARM cheat sheet



Agenda

- **FSM Implementation**
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR




Finite State Machines

- Combine combinational logic and sequential logic
- Define a set of "states" that our machine will be in
- "Remember" what state we're in using flip-flops
- Calculate next-state and output logic using combinational logic

Note: This is very similar to Finite State Autonoma (FSA) from 376, but with a few differences (the input never ends, and the FSM always outputs something)



FSM for Vending Machine




Is this a Mealy or Moore Machine?

This is Mealy: Mealy output is based on current state *AND* input



Implementing an FSM



Implementing an FSM


- Let's see how cheap we can build this vending machine controller!
- Jameco.com sells electronic chips we can use
 - D-Flip-flops: \$3, includes several in one package
- For custom combinational circuits, would need to design and send to a fabrication facility
 - Thousands or millions of dollars!!
 - Alternative?

The screenshot shows the Jameco Electronics website. At the top, there is a navigation bar with links for 'Log In/Register', 'Track Orders', 'Cart 0', 'Serving our customers since 1974', 'Customer Care 1-800-831-4242', and 'WORKSHOP'. Below the navigation is a search bar with the placeholder 'Enter Product, Web Code, etc.' and a 'SEARCH' button. The main content area shows a product page for the 'IC 7474 DUAL D TYPE FLIP-FLOP'. The product image is a black integrated circuit package with many pins. To the right of the image, product details are listed: Jameco Part no.: 50551, Manufacturer: Major Brands, Manufacturer p/n: 7474, HTS code: 8542310000, Fairchild Semiconductors [59 KB], Data Sheet (current) [52 KB], and a note that Representative Datasheet, MFG may vary. The price is \$2.95 ea, and there are 1,121 in stock with more available. A quantity selector shows 'Qty 1' with options to 'Add to cart' or '+ Add to my favorites'. A table shows price breaks: # of units 1+ \$2.95, 10+ \$2.59, 100+ \$2.39. Buttons for 'Request a Large Quantity Quote' and 'WARNING: Proposition 65' are also present. Below the main product image, there is a section titled 'You may also like:' with four smaller images of related products: 74HCT74, 74HC74, 74LS74, and 74189, all from Major Brands.


Implementing Combinational Logic

If I have a truth table:

- I can either implement this using combinational logic:



| A | B | C | O |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



- ...or I could literally just store the entire truth table in a memory and just "index" it by treating the input as a number!
 - Can be implemented cheaply using "Read Only Memories", or "ROMS"

Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR



ROMs and PROMs

IC 28C256-15 EEPROM 256K-Bit CMOS Parallel




[View larger image](#)

Jameco Part no.: 74843
Manufacturer: Major Brands
Manufacturer p/n: 28C256-15
HTS code: 8542320050
[Data Sheet \(current\)](#) [116 KB]
[Data Sheet \(current\)](#) [499 KB]
ST MICRO [62 KB]
Atmel [371 KB]
Atmel [67 KB]
Representative Datasheet. MFG may vary


\$12.25 ea
36 In Stock
More Available - 7 weeks
Qty
[Add to cart](#)
[+ Add to my favorites](#)

- Read Only Memory (ROM)
 - Array of memory values that are constant
 - Non-volatile (doesn't need constant power to save values)
- Programmable Read Only Memory
 - Array of memory values that can be written exactly once
- Electronically Erasable PROM (EEPROM)
 - Can write to memory, deploy in field
 - Use special hardware to reset bits if need to update
- 256 KBs of EEPROM costs ~\$10 on Jameco
 - Much better than spending thousands on design costs unless we're gonna make **tons** of these

8-entry 4-bit ROM




8-entry 4-bit ROM



Poll: What's the formula for size of ROM needed?

8-entry 4-bit ROM



Implementing Combinational Logic

- Custom logic
 - Pros:
 - Can optimize the number of gates used
 - Cons:
 - Can be expensive / time consuming to make custom logic circuits
- Lookup table:
 - Pros:
 - Programmable ROMs (Read-Only Memories) are very cheap and can be programmed very quickly
 - Cons:
 - Size requirement grows exponentially with number of inputs (adding one just more bit **doubles** the storage requirements!)




Agenda

- FSM Implementation
- ROMs
- **Making our FSM more efficient**
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR



Controller Design So far



ROM for Vending Machine

Size of ROM is (# of ROM entries * size of each entry)

- # of ROM entries = $2^{\text{input_size}} = 2^{24}$
- Size of each entry = output size = 13 bits

We need 2^{24} entry, 13 bit ROM memories


- **218,103,808 bits of ROM (26 MB)**
- Biggest ROM I could find on Jameco was 4 MB @ \$6
 - Need 7 of these at \$42??
- Let's see if we can do better



Reducing the ROM needed

- Idea: let's do a hybrid between combinational logic and a lookup table
 - Use basic hardware (AND / OR) gates where we can, and a ROM for everything more complicated
 - AND / OR gates are mass producible & cheap!
 - ~\$0.15 each on Jameco

IC 74HC08 QUAD 2-INPUT POSITIVE AND GATE



[View Details](#)

Jameco Part no.: 45225
Manufacturer: Major Brands
Manufacturer p/n: 74HC08
HTS code: 8542390000
[Fairchild Semiconductors](#) [83 KB]
[Data Sheet \(current\)](#) [83 KB]
Representative Datasheet, MFG may vary

\$0.49 ea
1,061 In Stock
More Available – 7 weeks


Qty

[Add to cart](#)
[+ Add to my favorites](#)

Reducing the ROM needed

- Observation: overall logic doesn't really need to distinguish between **which** button was pressed
 - That's only relevant for choosing **which** latch is released, but overall logic is the same
- Replace 10 selector inputs and 10 pressure inputs with a **single** bit input (drink selected)
 - Use drink selection input to specify which drink release latch to activate
 - Only allow trigger if pressure sensor indicates that there is a bottle in that selection. (10 2-bit ANDs)

Putting it all together



Total cost of our controller

- Now:
 - 2 current state bits + 3 input bits (5 bit ROM address)
 - 2 next state bits + 2 control trigger bits (4 bit memory)
 - $2^5 \times 4 = 128$ bit ROM
 - 1-millionth size of our 26 MB ROM 😳
- Total cost on Jameco:

| | |
|------------------------------|-------------|
| • Flip-flops to store state: | \$3 |
| • ROM to implement logic: | \$3 |
| • AND/OR gates: | \$5 |
| • Total: | \$11 |
- Could probably do a lot cheaper if we buy in bulk



Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- **Single Cycle Processor Design Overview**
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR




Single-Cycle Processor Design


- General-Purpose Processor Design
 - Fetch Instructions *instructions are stored in the memory*
 - Decode Instructions
 - Instructions are input to control ROM
 - ROM data controls movement of data
 - Incrementing PC, reading registers, ALU control
 - Clock drives it all *update the state of machine. (ff)*
 - Single-cycle datapath: Each instruction completes in one clock cycle




LC2K Datapath Implementation



Building Blocks for the LC2K




Control Building Blocks (1)



Connect one of the inputs
to OUT based on the value
of select

If (! select)
 OUT = IN1
Else
 OUT = IN2

Control Building Blocks (2)




Decoder activates one of the output lines based on the input

| IN | OUT |
|------------|-----------------|
| <u>210</u> | <u>76543210</u> |
| 000 | 00000001 |
| 001 | 00000010 |
| 010 | 00000100 |
| 011 | 00001000 |
| etc. | |

ROM stores preset data in each location

- Give address, get data.

Compute Building Blocks (1)



Perform basic arithmetic functions

$$OUT = f(IN1, IN2)$$

$$EQ = (IN1 == IN2)$$

For LC2K:


$f=0$ is add

$f=1$ is nor

For other processors, there are many more functions.

Just adds

Compute Building Blocks (2)




Sign extend (SE) input by replicating the MSB to width of output

$$\text{OUT}(31:0) = \text{SE}(\text{IN}(15:0))$$


$$\text{OUT}(31:16) = \text{IN}(15)$$

$$\text{OUT}(15:0) = \text{IN}(15:0)$$

Useful when compute unit is wider than data



State Building Blocks (1)



hold all of the register in our program.

Small/fast memory to store temporary values

n entries (LC2 = 8)

r read ports (LC2 = 2)

w write ports (LC2 = 1)

* Ri specifies register number to read

* W specifies register number to write


* D specifies data to write

Poll: How many bits are Ri and W in LC2K?

We have two different memories for our initial processor.

① holds instructions.
② holds just data.

State Building Blocks (2)



Slower storage structure
to hold large amounts of
stuff.


Use 2 memories for LC2K

- * Instructions
- * Data
- * 65,536 total words


Recap: LC2K Instruction Formats

- Tells you which bit positions mean what

- R type instructions (add ‘000’, nor ‘001’)



- I type instructions (lw ‘010’, sw ‘011’, beq ‘100’)




Agenda


- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- **Supporting each instruction**
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR




LC2K Datapath Implementation



Executing an ADD Instruction




Executing an ADD Instruction on LC2K




Executing a NOR Instruction

Poll: Which control bits need to be different from ADD?



Executing NOR Instruction on LC2K



Next Time

- Finish up single-cycle and talk about multi-cycle





Agenda


- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR



Executing a LW Instruction




Executing a LW Instruction on LC2Kx Datapath



Executing a SW Instruction

opcode regA regB offset.

mem[regA + offset] = regB.



Since WrEn is 0, which means we will not modify the register.
So Both the input register index and register value is useless here.

Executing a SW Instruction on LC2Kx Datapath

