Introduction to Computer Organization – Fall 2023

Homework 3

Due: @11:55pm, Monday November 6th on Gradescope

Name:	Uniqname:
	•

- 1. Submit a pdf of your typed or handwritten homework on Gradescope.
- 2. Your answers should be neat, clearly marked, and concise. Typed work is recommended, but not required unless otherwise stated. Show all your work where requested, and state any special or non-obvious assumptions you make.
- 3. You may discuss your solution methods with other students, but the solutions you submit must be your own.
- 4. **Late Homework Policy:** Submissions turned in by 1:00 am the next day will be accepted but with a 5% penalty. Assignments turned in between 1:00 am and 11:55 pm will get a 30% penalty, and any submissions made after this time will not be accepted.
- 5. When submitting your answers to Gradescope you need to indicate what page(s) each problem is on to receive credit. The grader may choose not to grade the homework if answer locations are not indicated.
- 6. The last two questions are group questions.
 - You will turn those questions in separately and may do it in a group of up to two students (yes, you can do it by yourself if you wish).
 - <u>It is an honor code violation if a student is listed as contributing who did not actually participate in working on that problem.</u>
 - Further, we suggest that you not split this up but rather work on the problem as a group.
- 7. After each question (or in some cases question part), we've indicated which lecture number we expect to cover the relevant material. So "(L7)" indicates that we expect to cover the material in lecture 7.

Problem 1: Intro to Pipelining (19 points) (L12)

For this problem consider the LC2K code segment below. Notice that there are no hazards

<u>Address</u>				
0	add	3	2	3
1	lw	0	7	5
2	nor	2	4	1
3	sw	0	5	5
4	halt			
5	.fill	5		

a. Fill in the timing graph below with the pipeline stage that each instruction is in at the start of each cycle. Recall that the stages are IF, ID, EX, MEM, WB. The first IF has been filled in for you. [4]

	_			_					
Instruction \ Cycle #	0	1	2	3	4	5	6	7	8
add 3 2 3	IF	ID	ΕX	MZM	WB				
lw 075 >		ΙŦ	ID	ξx	WEW	WB			
nor 2 4 1 4			IF	ID	Ξ×	WEM	WB		
sw 0 5 5 4				ΙŦ	ID	Ŧχ	MEM	WB	
halt					ΙŦ	ID	Ęx	MEM	WB

b. Let the initial values of the registers be as follows:

Register	Value
0	0
1	-1
2	-3
3	9
4	2
5	0
6	-7
7	12

Fill in the contents of the **pipeline registers** at the point in time between cycle A and B. That is, "Cycle 3-4" means fill in the contents of the pipeline registers **after cycle 3 finishes, and before cycle 4 starts**. If a pipeline register is unused or you don't care about the value, write an "X". Note that we've skipped some cycles, so cycle 1-2 doesn't follow cycle 0-1, etc. [15]

Example: Cycle 0-1

Example	- ,	• .
IF/IE)	
Opcode:	add	
PC Plus 1:	1	

ID/EX	, L
Opcode:	noop
PC Plus 1:	Χ
regA val:	Χ
regB val:	Χ
offset:	Х
regB val:	X

EX/MEM		
Opcode:	noop	
aluResult:	Х	
regB val:	Х	

MEM/WB		
Opcode:	noop	
writeData:	Х	

i. Cycle 2-3

IF/I)
Opcode:	NOV
PC Plus 1:	Ч,

ID/EX	,
Opcode:	W
PC Plus 1:	λ
regA val:	0
regB val:	17
offset:	5

EX/MEM		
Opcode:	ADD	
aluResult:	h	
)	
regB val:	امر	

MEM/\	WΒ
Opcode:	hoop
writeData:	×

ii. Cycle 4-5

IF/ID								
Opcode:								
PC Plus 1:								

ID/EX	
10/6	•
Opcode:	
PC Plus 1:	
regA val:	
regB val:	
offset:	

EX/ME	M
Opcode:	
aluResult:	
regB val:	

MEM/WB									
Opcode:									
writeData:									

iii. Cycle 5-6

IF/ID									
Opcode:									
PC Plus 1:									


ID/EX	,
Opcode:	
PC Plus 1:	
regA val:	
regB val:	
offset:	

EX/ME	M
Opcode:	
aluResult:	
regB val:	

MEM/\	WB
Opcode:	add.
writeData:	

Problem 2: Data Hazards (20 points) (L14)

For this problem, reference the following piece of assembly code. All parts of this problem use the 5-stage LC2K pipeline datapath *as presented in lecture*. Assume all other memory locations are initialized to zero.



a) Complete the table assuming **detect-and-stall** is used to deal with data hazards. Use ID* or IF* in the table to denote stalls in the decode or fetch stages . You may not need all the columns. **[10]**

Cycle:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lw1	IF	ID	EX	MEM	WB												
lw2		ZŦ	ZD	EX	WEM	WB.											
lw3			IŦ	IDX	ID	EX	MFM	WB.									
add1				IX	ΙŦ	Id	ID	ID	EX	WFM	WB						
lw4				1	,	廿	TT*	I7	ζD	Ēχ	MEM	WB					
add2						•		•	IŦ	7D	ĒΧ	MEM	WB				
nor1										IŦ	IDX	ID	ĒΧ	MZM	WB		
halt											ZI*	IT		EX	MEM	WB	

b) Complete the table assuming **detect-and-forward** is used to deal with data hazards. Use Again, use ID* or IF* in the table to denote stalls. You may not need all the columns. **[10]**

Cycle:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lw1	IF	ID	EX	MEM	WB												
lw2		ZŦ	ID	EX	WEM	WB.											
lw3			ZŦ	ID	EX	WEN	WB										
add1				IJ	10	ID	EX	MZM	WB								
lw4				•	17	ΖŦ	ZD	EX	WEN	N WB							
add2					7		1	ZD	EX	MEN	WB						
nor1								17	ZD		WEM	WB					
halt									17	ZD	EX	λ∧E.Λ	l WB				

Problem 3: CPI of Microarchitectures (6 points) (L15)

Say you have an LC2K program with the following characteristics:

- 30% of instructions are loads
- 10% are stores
- 20% are adds
- 15% are nors
- 25% are branches
- 30% of the instructions are dependent on the instruction immediately in front of them. You may assume that is true no matter what instructions are involved.
- 55% of branches are taken.
- 1) What would be the expected CPI of your program using <u>detect-and-forward to</u> resolve data dependencies and <u>detect-and-stall for</u> branches? Assume we are using the pipeline described in class. Clearly show your work. [3]

2) What would be the expected CPI of your program using detect-and-forward to resolve data dependencies and predict-not-taken for branches? Assume we are using the pipeline described in class. Clearly show your work. [3]

Problem 4: Cache Basics (5 points) (L16)

1) Say you have a cache as described in lecture 16¹ for a CPU with 32-bit addresses. Each block of the cache holds 32 bytes of data. How many bits are used for the tag? For the offset? [2]

Tag bits: Offset bits:

2) Describe, in your own words, why the "tag store" of the cache from cache is a CAM and the "data store" of a cache is not a CAM. [3]

¹ While we will define this term later, the cache described in lecture 16 is called a "fully associative" cache. EDIT: Beaumont's lectures didn't cover this fully until L17

Problem 5: Putting it all together: Pipelines (Group, 25 points) (L15)

Your company has been producing a 1GHz version of the LC2K pipelined processor (as described in class, using detect-and-forward as well as predicting not-taken). You have been looking into designing a new, 1.75GHz version of the processor. But there is a problem--it turns out that everything can be sped up other than the memory. So the MEM and IF stages are going to be expanded into two parts each. So our new pipeline now has 7 stages (IF1, IF2, ID, EX, MEM1, MEM2, and WB). The "Iw" and "sw" instructions will finish in MEM2. Branches and halt instructions also resolve in MEM2. Note: the question was updated on 11/4. We'll take answers that are consistent with either wording.

- 25% of instructions are loads
- 10% are stores
- 30% are adds
- 15% are nors
- 20% are branches
- 40% of the instructions are dependent on the instruction immediately in front of them.
- 20% of the instructions are NOT dependent on the instruction immediately in front of them but are dependent on the instruction before that.
- 40% of all loads are immediately followed by an instruction dependent on that load
- 20% of all loads are immediately followed by an instruction not dependent on that load and the instruction after that instruction *is* dependent on the load.
- No instruction generates a value used by both the instruction immediately after it and the instruction two behind it.
- For the above two lines, you may assume that is true no matter what instructions are involved.
- 65% of branches are taken.

Thus we are comparing two processors:

• OLD: 1GHz, 5 stages

NEW: 1.75GHz, 7 stages.


Answer the following questions:

A. Assuming there were no control or data hazards (i.e. CPI for both is 1.0) how much faster is the NEW processor than the OLD processor? Give this as a percentage². [2]


time of new
$$\frac{1.75}{1.75}$$
 speed of rew

You may think all of that is obvious, but people often will say things like "50% faster" to mean 150% the speed. And that leads to serious confusion. We often avoid percentages and say things like "a speedup of 2x" or a "speedup of 0.5x" (the second weirdly means it slowed down). See https://en.wikipedia.org/wiki/Speedup for more details.

² There can be some confusion over how to use a percentage to represent the performance difference of two processors. In computer architecture, the exact way to use this is fairly well defined. In general, if we say Processor A is 50% of the speed of processor B, we mean A is half as fast. Which is the same as saying that A takes twice as long to do the task. If we say Processor A is 300% the speed of processor B, that means it is 3 times as fast.



C. Explain *exactly* what the impact adding the two stages to the NEW processor has on control hazards. Be sure to explain exactly when this will occur and what the effect is.



D. Explain *exactly* what the impact adding the two stages to the NEW processor has on data hazards. Be sure to explain exactly when this will occur and what the effect is. **[4]**

E. What is the CPI of the NEW processor? Show your work. [6]

F. Which processor is faster? How much faster (as a percentage as was done in part A). Show your work. **[6]**

$$\frac{1.45}{1.9 \times \frac{1}{1.75}}$$

$$\frac{1.45}{1.9 \times \frac{1}{1.75}}$$

$$\frac{1.9 \times \frac{1}{1.75}}{1.9}$$

$$\frac{1.9 \times \frac{1}{1.75}}{1.9}$$

$$\frac{1.45}{1.75}$$


$$\frac{1.75}{1.9}$$

$$\frac{1.45}{1.75}$$

$$\frac{1.75}{1.9}$$

$$\frac{1.45}{1.75}$$


Problem 6: Looking at a real compiler with a slightly different ISA (Group, 25 points) (L6) Go to https://godbolt.org/. Select the ARM GCC 13.2.0 compiler, the C programming language, and set the compiler options to "-O1" (turning on the optimizer). Note, this is a 32-bit version of ARM and among other differences, the registers are listed with an r rather than an X (so r1 rather than X1). Enter the following code and then answer questions in parts a through d. If you've set things correctly, the website bar should look something like this:



You might find

https://developer.arm.com/documentation/ddi0597/2023-09/Base-Instructions?lang=en useful as a reference. Also, be sure to notice just how useful the colorization is.

a) Copy the assembly code for the function "fib". Comment each line of assembly for that function explaining what it does. You are going to have to look up some of the instructions online. We are not looking for things that just restate what the assembly instruction does (such as "stores register 2" or "copies register 3 to memory") but instead explains it in context ("puts the argument onto the stack" or "calls the function fib"). [11]



d) Write a short C program which computes combinations recursively³ and give it to the same compiler. Briefly provide the C code, the assembly code, and explain how arguments are passed. **[6]**

³ The recursive definition to calculate n choose k can be defined as follows (for n, k non-negative integers):

C(n,k) = 1 If k = 0 or n = k; Else C(n,k)=C(n-1, k) + C(n-1, k-1)