



UM EECS 270 F22

Introduction to Logic Design

之前

21. State Assignment and Minimization

After you make the state diagram, state table, (capture the behavior) you need to do state assignment. You need to know how many flip flops you need, and what patterns to assign to them for various state.

*(is very difficult to find the best state assignment! Because you have to try too many cases)
and design the circuit all the way to the end to figure out if the cost of that assignment is reasonable)*

is a very formal procedure that will give you actually the minimum number of states that you need.
→ create many state as you need, and then you shove your state table into the state minimization procedure and find that you don't need that many states and you can get the same behavior with fewer state.

State Assignment



- Back to our combination lock example...

S	X	Y	<u>state table</u>		
S	00	01	10	11	UNLOCK
A	A	B	A	A	0
B	A	B	C	A	0
C	A	D	A	A	0
D	A	B	C	A	1

S⁺

one way to assign bits to the state

S	Q ₁	Q ₀
A	0	0
B	0	1
C	1	1
D	1	0

S	X	Y	<u>transition table</u>		
Q ₁ Q ₀	00	01	10	11	UNLOCK
00	00	01	00	00	0
01	00	01	11	00	0
11	00	10	00	00	0
10	01	11	00	00	1

Q₁⁺ Q₀⁺

We are doing D flip flops

$$\text{So: } D_1 = Q_1^+ \quad D_0 = Q_0^+$$

what we do here:

seperately minimize for D_1 and D_0 ,
they will not share with the same gate.

Cost here:

How many literal? / How many inputs
to the "OR" gate and "AND" gate.

XY		Q ₁ Q ₀	00	01	11	10
		Q ₁ Q ₀	00	01	11	10
		00	0	0	0	0
		01	0	0	0	1
		11	0	1	0	0
		10	0	0	0	1

12

XY		Q ₁ Q ₀	00	01	11	10
		Q ₁ Q ₀	00	01	11	10
		00	0	1	0	0
		01	0	1	0	1
		11	0	0	0	0
		10	0	1	0	1

14


Minimal SOP: 26 literals $12+14=16$

Minimal POS: 20 literals

Could it be less cost?

Perhaps we can do better using smarter state assignments...

- Another state assignment approach
 - Maximize the number of 1's



S	00	01	X Y	10	11	UNLOCK
A	A	B	A	A		0
B	A	B	C	A		0
C	A	D	A	A		0
D	A	B	C	A		1

notice that there are many S^+

A in the next state



① let A be "11", because that will increase the "1" in K map. → more opportunities for grouping → more grouping means lower cost.

② B occurs more often than C. But "01" and "10" have same number of "1". So just let B: 01 and C: 10.

③ D only appears once, so let D = 00.

S	Q ₁	Q ₀
A	1	1
B	0	1
C	1	0
D	0	0

S	X Y	00	01	10	11	UNLOCK
Q ₁ Q ₀		11	01	11	11	0
	Q ₁ ⁺ Q ₀ ⁺	01	11	01	10	0
		11	11	00	11	0
		00	11	01	10	1




Minimal SOP: 10 literals $2+2+2+2+1+1=10$

Minimal POS: 9 literals $3+4+2=9$

Using smarter state assignments improved the next-state circuit cost from 20 literals to 9 literals!

JK flip flops give you extra degree of flexibility wth the don't care

Combination Lock with JK FFs



		XY				XY				XY				
		Q ₁ Q ₀	00	01	11	10	00	01	11	10	00	01	11	10
		Q ₁ ⁺ Q ₀ ⁺	00	00	01	00	00	0X	0X	0X	0X	0X	1X	0X
		01	00	01	00	11	0X	0X	0X	1X	X1	X0	X1	X0
		11	00	10	00	00	X1	X0	X1	X1	X1	X1	X1	X1
		10	00	01	00	11	X1	X1	X1	X0	0X	1X	0X	1X

		XY				XY				XY							
		Q ₁ Q ₀	00	01	11	10	Q ₁ ⁺ Q ₀ ⁺	00	01	11	10	J ₁ K ₁	00	01	11	10	
		Q ₁ ⁺ Q ₀ ⁺	00	00	01	00	00	00	01	11	10	J ₁ K ₁	Q ₁ ⁺ Q ₀ ⁺	00	01	11	10
		00	00	01	00	00	00	00	01	11	10	J ₁ K ₁	00	01	11	10	
		01	00	01	00	00	00	00	01	11	10	J ₁ K ₁	00	01	11	10	
		11	00	10	00	00	00	00	01	11	10	J ₁ K ₁	00	01	11	10	
		10	00	01	00	11	00	00	01	11	10	J ₁ K ₁	00	01	11	10	

		XY				
		Q ₁ Q ₀	00	01	11	10
		Q ₁ ⁺ Q ₀ ⁺	00			
		00				
		01				1
		11	X	X	X	X
		10	X	X	X	X

		XY				
		Q ₁ Q ₀	00	01	11	10
		Q ₁ ⁺ Q ₀ ⁺	00			
		00	X	X	X	X
		01	X	X	X	X
		11	1		1	1
		10	1	1	1	1

		XY				
		Q ₁ Q ₀	00	01	11	10
		Q ₁ ⁺ Q ₀ ⁺	00			
		00	X	X	X	X
		01	X	X	X	X
		11	1		1	1
		10	1	1	1	1

		XY				
		Q ₁ Q ₀	00	01	11	10
		Q ₁ ⁺ Q ₀ ⁺	00			
		00		1		
		01	X	X	X	X
		11	X	X	X	X
		10	1		1	1

		XY				
		Q ₁ Q ₀	00	01	11	10
		Q ₁ ⁺ Q ₀ ⁺	00			
		00	X	X	X	X
		01	1		1	1
		11	1	1	1	1
		10	X	X	X	X

Minimal SOP: 19 literals
Minimal POS: 21 literals

Combination Lock with JK FFs

Maximize 1s

S	00	01	X Y	11	10	UNLOCK
A	A	B	A	A		0
B	A	B	A	C		0
C	A	D	A	A		0
D	A	B	A	C		1

$\overline{S^+}$

S	Q ₁	Q ₀	Q ₁ Q ₀	00	01	X Y	11	10	UNLOCK
A	1	1	11						0
B	0	1	01						0
C	1	0	10						0
D	0	0	00	11	01	X Y	11	10	1

$\overline{Q_1^+ Q_0^+}$

Q ₁ Q ₀	XY				XY				XY				$Q_1^+ Q_0^+$	$J_1 K_1$	$J_0 K_0$
	00	01	11	10	00	01	11	10	00	01	11	10			
00	11	01	11	10	1X	0X	1X	1X	1X	1X	1X	0X			
01	11	01	11	10	1X	0X	1X	1X	X0	X0	X0	X1			
11	11	01	11	11	X0	X1	X0	X0	X0	X0	X0	X0			
10	11	00	11	11	X0	X1	X0	X0	1X	0X	1X	1X			

$Q_1^+ Q_0^+$

$J_1 K_1$

$J_0 K_0$

QQ ⁺	JK
00	0X
01	1X
10	X1
11	X0

Excitation
(required-input)
Table

Combination Lock with JK FFs

Maximize 1s

$Q_1 Q_0$	XY				XY				XY			
	00	01	11	10	00	01	11	10	00	01	11	10
00	11	01	11	10	1X	0X	1X	1X	1X	1X	1X	0X
01	11	01	11	10	1X	0X	1X	1X	X0	X0	X0	X1
11	11	01	11	11	X0	X1	X0	X0	X0	X0	X0	X0
10	11	00	11	11	X0	X1	X0	X0	1X	0X	1X	1X

$Q_1^+ Q_0^+$ $J_1 K_1$ $J_0 K_0$

		XY				
		00	01	11	10	
$Q_1 Q_0$		00	1		1	1
		01	1		1	1
		11	X	X	X	X
		10	X	X	X	X

J_1 $H+I=2$

		XY				
		00	01	11	10	
$Q_1 Q_0$		00	X	X	X	X
		01	X	X	X	X
		11		1		
		10		1		

K_1 ≥ 2

		XY				
		00	01	11	10	
$Q_1 Q_0$		00	1	1	1	
		01	X	X	X	X
		11	X	X	X	X
		10	1		1	1

J_0 $2+2+2=6$


		XY				
		00	01	11	10	
$Q_1 Q_0$		00	X	X	X	X
		01				1
		11				
		10	X	X	X	X

K_0 3

Minimal SOP: 13 literals $2+2+6+3=13$.

Minimal POS: 13 literals

- Another approach: use more flip-flops
 - one-hot encodings (with the addition of 000)



S	00	01	10	11	X Y	UNLOCK
A	A	B	A	A		0
B	A	B	C	A		0
C	A	D	A	A		0
D	A	B	C	A		1

$\overline{S^+}$

S	Q ₂	Q ₁	Q ₀
A	0	0	0
B	0	0	1
C	0	1	0
D	1	0	0

Q ₂ Q ₁ Q ₀	X	Y	00	01	10	11	UNLOCK
0 0 0	000	001	000	000	000	000	0
0 0 1	000	001	010	000	000	000	0
0 1 0	000	100	000	000	000	000	0
1 0 0	000	001	010	000	000	000	1

$\overline{Q_2^+ Q_1^+ Q_0^+}$

Read minterms directly off of transition table:

$$\begin{aligned}
 Q_0^+ &= \overline{XY}(\overline{Q}_2 \overline{Q}_1 \overline{Q}_0 + \overline{Q}_2 \overline{Q}_1 Q_0 + Q_2 \overline{Q}_1 \overline{Q}_0) \\
 &= \overline{XY}(\overline{Q}_2 \overline{Q}_1 + \overline{Q}_1 \overline{Q}_0) \\
 &= \overline{XY}\overline{Q}_2 \overline{Q}_1 + \overline{XY}\overline{Q}_1 \overline{Q}_0
 \end{aligned}$$

$$Q_1^+ = X\overline{Y}\overline{Q}_2 \overline{Q}_1 Q_0 + X\overline{Y}Q_2 \overline{Q}_1 \overline{Q}_0$$

$$Q_2^+ = \overline{XY}\overline{Q}_2 Q_1 \overline{Q}_0$$

23 literals

How many states are *really* in our new state machine?

What happened to the other 4 states???

this method is safe: Because, the zero state is one of the good states. (state A).


If in any unused states (u_1, u_2, u_3, u_4), your next state will be A

- Previous design: *all unused states were implicitly assigned a next state of 000 (state A)*
- This is known as a safe design

- If noise causes the machine to enter an unused state, it will return to a used state under any input conditions

this is called safe design:
• Because, whenever you get into a bad state, your next state will be a good state.
• Also, these bad states are unreachable under normal operation.

$Q_2 Q_1 Q_0$	00	01	10	11	X Y	UNLOCK
$Q_2^+ Q_1^+ Q_0^+$	000	001	000	000		0
0 0 0	000	001	010	000		0
0 0 1	000	001	000	000		0
0 1 0	000	100	000	000		0
1 0 0	000	001	010	000		1
u1 0 1 1	000	000	000	000		0
u2 1 0 1	000	000	000	000		0
u3 1 1 0	000	000	000	000		0
u4 1 1 1	000	000	000	000		0




- Efficient Design:**
 Treat the next-states and outputs of unused states as don't cares
 - Minimizes circuit cost!
- If an unused state is ever entered, state machine may never return to normal operation

$Q_2 Q_1 Q_0$	X Y				UNLOCK
	00	01	10	11	
0 0 0	000	001	000	000	0
0 0 1	000	001	010	000	0
0 1 0	000	100	000	000	0
1 0 0	000	001	010	000	1
u1 0 1 1	ddd	ddd	ddd	ddd	d
u2 1 0 1	ddd	ddd	ddd	ddd	d
u3 1 1 0	ddd	ddd	ddd	ddd	d
u4 1 1 1	ddd	ddd	ddd	ddd	d

$\overline{Q_2^+ Q_1^+ Q_0^+}$

Finding transition equations now requires 5-variable K-maps!




- **State clustering** assigns unused states to behave like used states
- If noise causes an unused state to be entered, the machine will return to a used state in a single clock cycle

What we do here:

take each of my bad states (unused states), and make it a sibling to a good state
meaning: I will have 2 codes or 4 codes for the good states.


The cost of the design:

the total number of gates in the entire design → gates in the flip flops.
may be possible some times to have more flip flops
(meaning, more gates there). But fewer gates than
drive the flip flops. 但又能降低功耗，所以是更好的。



$Q_2 Q_1 Q_0$	X Y				UNLOCK
	00	01	10	11	
0 0 0	000	001	000	000	0
0 0 1	000	001	010	000	0
0 1 x	000	100	000	000	0
1 x x	000	001	010	000	1
					$Q_2^+ Q_1^+ Q_0^+$

let "010" & "011" represent the same state
 Represents 010 (C) and 011 (u1) one bad state prepares with the good state.
 Represents 100 (D),
good 101 (u2), bad 110 (u3), and 111 (u4)



State Minimization



- Goal: Design a sequential circuit that satisfies the requirements of the given problem description (spec.)
 - Follow sequential analysis steps in reverse!
(more or less)
 - (optional) Construct state diagram *“Art of design”*
 - Construct state/output table
-
- Create state assignments
 - Create transition/output table
 - Choose FF type
 - Construct **excitation/output table** *“Turn the crank”*
 - Similar to transition/output table
 - Find excitation and output logic equations

Sequential Design Review



- Goal: Design a sequential circuit that satisfies the requirements of the given problem description (spec.)
- Follow sequential analysis steps in reverse!
(more or less)
 - (optional) Construct state diagram *“Art of design”*
 - Construct state/output table
 - **Minimize number of states**
 - Create state assignments
 - Create transition/output table
 - Choose FF type
 - Construct **excitation/output table** *“Turn the crank”*
 - Similar to transition/output table
 - Find excitation and output logic equations

$A = C$ $B = D$

Sequential Circuit

$x \rightarrow A$

$Z \leftarrow C$

#flip flops: 3

Milly State diagram

$A \xrightarrow{z=1} B$

$B \xrightarrow{z=1} C$

$C \xrightarrow{z=1} D$

$D \xrightarrow{z=1} F$

$E \xrightarrow{z=1} F$

$F \xrightarrow{z=1} E$

$A \xrightarrow{\text{self-loop}} A$

$B \xrightarrow{\text{self-loop}} B$

$C \xrightarrow{\text{self-loop}} C$

$D \xrightarrow{\text{self-loop}} D$

$E \xrightarrow{\text{self-loop}} E$

$F \xrightarrow{\text{self-loop}} F$

\bullet States S and T are **equivalent** (aka **indistinguishable**) iff applying the same input sequence $x_1 x_2 \dots$ yields the same output sequence $z_1 z_2$ when starting in either state S or state T

\bullet States S and T cannot be distinguished from the “outside.” On the “inside” the circuit is redundant

\bullet Equivalent states can be **merged**

answer: We need only consider sequences of length $n-1$ where n is the number of states (why?)

when I need to stop?: if I apply 1000 steps, and I can't tell them apart, should I keep going?

$x=0$ Because, state diagram is a graph, and the graph has the “diameter”

$x=1$ So if I have a state diagram has n state, what is the graph that has the largest diameter? \rightarrow circle (binary counter). The distance to get back the same state: $n-1$ steps (max)

13

Detecting Equivalent States

Merger Table



present state PS	next state NS, Z output	
	input $x = 0$	input $x = 1$
A	E,0	D,1
B	F,0	D,0
C	E,0	B,1
D	F,0	B,0
E	C,0	F,1
F	B,0	C,0

Merger Table procedure

Definition: Start at 2 state A and apply the same inputs, and see if we get the same output.

Example:

Start from A and B.

- apply $x=0$
- output of A = output of B = 0.

So we can't distinguish A and B by just apply $x=0$.

- apply $x=1$.

output of A \neq output of B.
with the sequence of length "1"
I can tell A from B.

So A and B can not be equivalent.

means: at the end if we can show B and C are equivalent, then A and C would be equivalent. ↑

How we deal with a longer sequence

AA

BB

Note: the state is always equivalent to itself.

we don't need to check those

Note: A = B means B = A. So you only need to check through one direction.

CC

Definition: whether the pair is equivalent / not equivalent / potentially conditionally equivalent.

DD

EE

FF

...

F

X	X			
BD	X			
X	BD?	X		
CE	X	EE	X	
DF	X	BF	X	
X	FB	X	BC	X
DC	X	BF	X	


A B C D E

If BD equivalent then BDEquivalent?

Actually means: they are unconditionally equivalent.


Detecting Equivalent States

Merger Table



PS	NS, z	
	x = 0	x = 1
A	E,0	D,1
B	F,0	D,0
C	E,0	B,1
D	F,0	B,0
E	C,0	F,1
F	B,0	C,0


We take our set of states and we partitioned them.
A partition over set: is a set of subsets that covered by the entire set, and they have no common element.



$\{(AC), (BD), (E), (F)\}$



Equivalence Constraints




If S and T are equivalent,
then all of their next state pairs must be equivalent.

$$(S \equiv T) \rightarrow (U \equiv V) \cdot (R \equiv W)$$

If any pair of next states of S and T is not equivalent
then S and T are not equivalent

$$(U \equiv V)' + (R \equiv W)' \rightarrow (S \equiv T)'$$


Equivalence Constraints



If the next state pair for S and T is S and T
then S and T are unconditionally equivalent

$$(S \equiv T)' \rightarrow (S \equiv T)' = (S \equiv T) + (S \equiv T)' = 1$$

Reduced State Table





Equivalence Partition: $P = \{(AC), (E), (BD), (F)\}$

PS	NS, z	
	$x = 0$	$x = 1$
A	$E, 0$	$D, 1$
B	$F, 0$	$D, 0$
C	$E, 0$	$B, 1$
D	$F, 0$	$B, 0$
E	$C, 0$	$F, 1$
F	$B, 0$	$C, 0$

PS	NS, z	
	$x = 0$	$x = 1$
$\alpha = (AC)$	$\beta, 0$	$\gamma, 1$
$\beta = (E)$	$\alpha, 0$	$\delta, 1$
$\gamma = (BD)$	$\delta, 0$	$\gamma, 0$
$\delta = (F)$	$\gamma, 0$	$\alpha, 0$



Reduced State Diagram



In-Class Exercise

PS	NS, z	
	$x = 0$	$x = 1$
A	B, 0	C, 1
B	D, 1	C, 0
C	A, 1	C, 0
D	B, 1	C, 0
E	H, 1	E, 0
F	F, 1	E, 0
G	E, 0	G, 1
H	F, 0	E, 1

$\{CE\}$
 $\{AH\}$
 $\{BF\}$
 $\{DF\}$
 $\{BD\}$
 $\{BDF\}$

B							
C			AD				
D				3	AB		
E		DH	CE	AH	BH	CE	
F		DF	CE	AF	BF	CE	FH
G	BE	CG					
H	BF	CE					
	A	B	C	D	E	F	G
	(AH)	$BF \quad CE$	$(BF \quad DF) \quad CE$	$(CE \quad AH) \quad (DF \quad BF)$			
		AH	BF	CE	DF	AH	BF
						CE	DF

$\{AH\}, \{BDF\}, \{CE\}, G\}$


~~$BF \quad CE \quad DF \quad E \quad AH \quad BF \quad CE$~~

$\{BF \quad CE \quad DF \quad AH \quad BD \quad G\}$

In-Class Exercise



PS	NS, z	
	$x = 0$	$x = 1$
A	B,0	C,1
B	D,1	C,0
C	A,1	C,0
D	B,1	C,0
E	H,1	E,0
F	F,1	E,0
G	E,0	G,1
H	F,0	E,1



$B=D=F$
 $\{(AH), (BD), (BF), (CE), (DF), (G)\}$
 $A=H \quad \underline{B=D} \quad B=F \quad C=E \quad D=F \quad G.$
 $\{(AH), (BDF), (CE), (G)\}$