



UM EECS 270 F22

Introduction to Logic Design

17. Sequential Multiplication

Multiplication



- Combinational
 - Parallel
 - Fast
 - High area cost
- Sequential
 - Serial
 - Slow (n cycles for n -bit numbers)
 - Reasonable area cost

multiplication is actually repeated addition

Multiplication Example



1 0 1 1	Multiplicand $Q (11_{10})$
$\times \quad \underline{1 \ 1 \ 0 \ 1}$	Multiplier $M (13_{10})$
1 0 1 1	Partial Product $P_0 (11_{10})$
0 0 0 0	Partial Product $P_1 (0_{10})$
1 0 1 1	Partial Product $P_2 (44_{10})$
$\underline{1 \ 0 \ 1 \ 1}$	Partial Product $P_3 (88_{10})$
$\underline{1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1}$	Product $P (143_{10})$

不同于 addition, Sum P 的每一位和加数的相同位 bits 相加。
除有可能出现 overflow bit, 对于 multiplication, 仔要让
multiplication 的 result 至少 $2n$ bits, 1 bits \times n bits 的结果。



Multiplication Example

相信大家上一次 multiplication 方法的进阶：

与其等到所有的 Partial Product 都算出来再把他们加合在一起，我们可以边算边加。

$$\begin{array}{r} & 1 & 0 & 1 & 1 \\ \times & 1 & 1 & 0 & 1 \\ \hline & 1 & 0 & 1 & 1 \\ & 0 & 0 & 0 & 0 \\ \hline & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\ \hline & 1 & 0 & 1 & 1 \\ \hline & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\ \hline & 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \end{array}$$

Multiplicand $Q (11_{10})$

Multiplier $M (13_{10})$

Partial Product $P_0 (11_{10})$

Partial Product $P_1 (0_{10})$

Accumulated Sum (11_{10})

Partial Product $P_2 (44_{10})$

Accumulated Sum (55_{10})

Partial Product $P_3 (88_{10})$

Product $P (143_{10})$



Multiplier – Array Style

- Generalized representation of multiplication by hand


$$\begin{array}{r} & a_3 & a_2 & a_1 & a_0 \\ \times & b_3 & b_2 & b_1 & b_0 \\ \hline & b_0a_3 & b_0a_2 & b_0a_1 & b_0a_0 & (pp1) \\ & b_1a_3 & b_1a_2 & b_1a_1 & b_1a_0 & 0 & (pp2) \\ & b_2a_3 & b_2a_2 & b_2a_1 & b_2a_0 & 0 & (pp3) \\ + & b_3a_3 & b_3a_2 & b_3a_1 & b_3a_0 & 0 & (pp4) \\ \hline & p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0 \end{array}$$

A handwritten note in blue ink is present on the right side of the diagram: "bit multiple bit is just like doing and." An arrow points from this note to the b_0a_0 term in the partial product row.

Multiplier – Array Style





- Multiplier design – array of AND gates



Sequential Multiplier V0.1

We need a $2n$ wide data path. the reason is the final result is $2n$ bits wide.



Multiplier V0.1 Execution Trace


inefficient: 因为在 shift Q to the left 的过程中, its least significant bits are filled with zeros
 So we use $2n$ bits adder, 但因为 Q 最右侧是 0, 则 P 最右侧在 shift 的过程中没有发生变位. $\rightarrow 2n$ bits adder is overkilled.



$$Q \times M = 143_{10}$$

1011 1101

11.0 13.0



$$Q \times M = 210.$$

$$15 \quad 14 \quad \frac{1}{128} \quad \frac{1}{64} \quad \frac{0}{32} \quad \frac{1}{16} \quad \frac{0}{8} \quad \frac{0}{4} \quad \frac{1}{2} \quad \frac{0}{1}$$

C

P(18bit) register

0

0000 0000

Q(8bit) LSR

0000 1111

0000 0000

0000 1111

0000 0000

0001 1110

0001 1110

0001 1110

0001 1110

0011 1100

0101 1010

0011 1100

0101 1010

0111 1000

1101 0110

0111 1000

210_{10}

M(4bit) RSR

1110 do nothing

1110
011 add.

0111
001 add

0011
000 add

0001


Sequential Multiplier V1.0



- $2n$ -bit adder is overkill since least significant bits of product don't change after they are initially formed (they are added to zeros!)
 - n -bit adder is sufficient
- Left shifting the multiplicand causes half the space in the $2n$ -bit Q and P registers to be **unutilized** *(刚开始 Q 左侧的 bit unutilized,*
我们 waist space by using a $2n$ bits adder and using these $2n$ bits registers.
 - Use an n -bit register for Q (no shifting)
 - Use a combined $(2n+1)$ -bit $C+P+M$ right-shift register

carry out *each of them*
is n-bits register

Sequential Multiplier V1.0




Multiplier V1.0 Execution Trace

New data path:


必须 shift 的次数 = multiplier 的 bits 数

我们加还是不加取决于 M least significant bit 是 1 是 0.



$$Q \times M = 143_{10}.$$


1011 1101
carry out



$$\begin{array}{r} Q \cdot M \\ \downarrow \quad \downarrow \\ 1011 \quad 1101 \\ -8+2+1=-5 \quad -8+4+1=-3 \end{array}$$

Version 2.

$$-5 \cdot -3 = 15 \quad \begin{array}{r} 0 \quad 0 \quad 0 \quad 0 \\ -128 \text{ b/c} \quad 32 \quad 16 \end{array}$$



$$\begin{array}{r} 0 \quad 0 \quad 0 \quad 1 \\ 0 \quad 1 \quad 0 \quad 0 \\ \hline 0 \quad 1 \quad 0 \quad 1 \end{array}$$

P(4bit) reg

$$0 \quad 0 \quad 0 \quad 0$$

M(4bit) reg

$$1 \quad 1 \quad 0 \quad 1$$

M-1(1bit)

$$0$$

Q(4bit) reg

$$1 \quad 0 \quad 1 \quad 1$$

shift

shift

shift

shift

$$0 \quad 1 \quad 0 \quad 1$$

$$1 \quad 1 \quad 0 \quad 1$$

$$\begin{array}{r} \text{subtraction} \\ 0 \end{array}$$

$$0 \quad 0 \quad 1 \quad 0$$

$$1 \quad 1 \quad 1 \quad 0$$

$$\begin{array}{r} \text{Add} \\ 1 \end{array}$$

$$1 \quad 1 \quad 1 \quad 0$$

$$1 \quad 0 \quad 1 \quad 1$$

$$1 \quad 1 \quad 0 \quad 1$$

$$1 \quad 1 \quad 1 \quad 0$$

$$1$$

$$1 \quad 0 \quad 1 \quad 1$$

$$1 \quad 1 \quad 1 \quad 0$$

$$1 \quad 1 \quad 1 \quad 1$$

$$0$$

$$1 \quad 0 \quad 1 \quad 1$$

$$1 \quad 1 \quad 1 \quad 1$$

$$1 \quad 1 \quad 1 \quad 1$$

$$0$$

$$1 \quad 0 \quad 1 \quad 1$$

$$0 \quad 0 \quad 1 \quad 1$$

$$1 \quad 1 \quad 1 \quad 1$$

$$1$$

$$1 \quad 0 \quad 1 \quad 1$$

$$0 \quad 0 \quad 1 \quad 1$$

$$1 \quad 1 \quad 1 \quad 1$$

$$1$$

$$1 \quad 0 \quad 1 \quad 1$$

$$0 \quad 0 \quad 0 \quad 1$$

$$1 \quad 1 \quad 1 \quad 1$$

$$1$$

$$1 \quad 0 \quad 1 \quad 1$$

$$0 \quad 0 \quad 0 \quad 1$$

$$1 \quad 1 \quad 1 \quad 1$$

$$1$$

$$1 \quad 0 \quad 1 \quad 1$$

$$0 \quad 0 \quad 0 \quad 0$$

$$1 \quad 1 \quad 1 \quad 1$$

$$1$$

$$1 \quad 0 \quad 1 \quad 1$$

$$15_{10.}$$

Multiplying Negative Numbers



- This does not work!
- Solution 1
 - Convert to positive if required
 - Multiply as above
 - If signs were different, negate answer
- Solution 2 *better*
 - Booth's algorithm



Observation

- Which of these two multiplications is more difficult?

$$\begin{array}{r} 98,765 \times 10,001 \\ 98,765 \times 9,999 \end{array} \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{same complexity.}$$




- Note:

$$98,765 \times 10,001 = 98,765 \times (10,000 + 1)$$


$$98,765 \times 9,999 = 98,765 \times (10,000 - 1)$$

In Binary

In Binary, the equivalent of 9 (the largest digit) is "1"



$$M = M_L - M_R$$



Let's do the math

Let $P = Q \times M$

where Q and M are n -bit two's complement integers

$$\text{e.g., } M = -2^3 m_3 + 2^2 m_2 + 2^1 m_1 + 2^0 m_0$$

which can be re-written as

$$\begin{aligned}M &= -2^3 m_3 + 2^2 (2 - 1)m_2 + 2^1 (2 - 1)m_1 + 2^0 (2 - 1)m_0 \\&= -2^3 m_3 + (2^3 - 2^2)m_2 + (2^2 - 2^1)m_1 + (2^1 - 2^0)m_0 \\&= 2^3 (m_2 - m_3) + 2^2 (m_1 - m_2) + 2^1 (m_0 - m_1) - 2^0 m_0 \\&= 2^3 (m_2 - m_3) + 2^2 (m_1 - m_2) + 2^1 (m_0 - m_1) + 2^0 (m_{-1} - m_0)\end{aligned}$$

$m_{-1} = 0$

$$\begin{aligned}\text{yielding } P &= Q \times 2^0 (m_{-1} - m_0) + Q \times 2^1 (m_0 - m_1) + \\&\quad Q \times 2^2 (m_1 - m_2) + Q \times 2^3 (m_2 - m_3)\end{aligned}$$

And here comes the great result!



$$P = Q \times 2^0 (m_{-1} - m_0) +$$

$$Q \times 2^1 (m_0 - m_1) +$$

$$Q \times 2^2 (m_1 - m_2) +$$

$$Q \times 2^3 (m_2 - m_3)$$

unlike for the unsigned case, where we always either have ① don't do anything ② add.

Now, for the signed number we can do three things: ① don't do anything ② add ③ subtract.

这取决于 Two bits of M at any given time.

if they are equal, we don't do anything

m_i	m_{i-1}	$m_{i-1} - m_i$	Action
0	0	0	NOP
0	1	1	Add Q
1	0	-1	Subtract Q
1	1	0	NOP

Unsigned vs. Signed Multiplication



$$P = Q \times M$$

Unsigned

$$M = 2^3 m_3 + 2^2 m_2 + 2^1 m_1 + 2^0 m_0$$

$$\begin{aligned} P = Q \times & 2^0 m_0 + \\ & Q \times 2^1 m_1 + \\ & Q \times 2^2 m_2 + \\ & Q \times 2^3 m_3 \end{aligned}$$


Signed

$$M = -2^3 m_3 + 2^2 m_2 + 2^1 m_1 + 2^0 m_0$$

$$m_{-1} = 0$$

$$\begin{aligned} P = Q \times & 2^0 (m_{-1} - m_0) + \\ & Q \times 2^1 (m_0 - m_1) + \\ & Q \times 2^2 (m_1 - m_2) + \\ & Q \times 2^3 (m_2 - m_3) \end{aligned}$$



Sequential Multiplier V2.0




the other thing we need to do: shifting how is arithmetic shifting.

之前的shift是整体向右移然后在最高位补“0”，但如果这是一个negative number, shift完之后变成positive. 就不对了

Logical vs. Arithmetic Right Shift



Logical Shift




the sign of the number doesn't change, but the shift here is actually divided by 2 .

Arithmetic Shift


Multiplier V2.0 Execution Trace



the range of 4bit 2s complement number is [-8, 7]



Multiplier V2.0 Execution Trace



-56_{10}




$$Q \times M = -56$$

r6x 8


$$\begin{array}{r} 1000 \\ \times 0111 \\ \hline 1000 \\ -8 \\ \hline 1000 \\ \end{array}$$

$$\begin{array}{r} 1000 \\ \times 0111 \\ \hline 1000 \\ -128 \\ \hline 64 \\ -64 \\ \hline 32 \\ -32 \\ \hline 16 \\ -16 \\ \hline 8 \\ -8 \\ \hline 0 \\ \end{array}$$


$$\begin{array}{r} 1000 \\ \times 0111 \\ \hline 1000 \\ -128 \\ \hline 64 \\ -64 \\ \hline 32 \\ -32 \\ \hline 16 \\ -16 \\ \hline 8 \\ -8 \\ \hline 0 \\ \end{array}$$



Correcting for Overflow



Controller State Diagram



```

module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule

```

```

module BoothMul
#(parameter W = 16)
(Clock, Reset, Start, M, Q, P);
localparam WW = 2 * W;
localparam BoothIter = $clog2(W);
input Clock;
input Reset;
input Start;
input signed [W-1:0] Q;
input signed [W-1:0] M;
output signed [WW-1:0] P;

```

ceiling of $\log_2(\text{width})$.
 it tells you how wide a counter you
 need in order to count w.

show its 2's complement

```
endmodule
```

```
module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule
```

```
module BoothMul
    reg signed [WW+1:0] PM;
    reg [BoothIter-1:0] CTR;

    wire c0;
    wire ovf;
    wire signed [W-1:0] R;
    AddSub #(W(W))
        AddSub1(PM[WW:W+1], Q, c0, R, ovf);
    wire PSgn = R[W-1] ^ ovf;

endmodule
```

```

module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic


endmodule

```

```

module BoothMul
reg [2:0] State, State_Next;
localparam Init      = 3'd0;
localparam Load      = 3'd1;
localparam Check     = 3'd2;
localparam Add       = 3'd3;
localparam Sub       = 3'd4;
localparam Next      = 3'd5;
localparam More      = 3'd6;
localparam Done      = 3'd7;

```



endmodule


```

module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller
// Controller Transitions

```



```

// Datapath Output Logic

endmodule

```

```

module BoothMul
always @*
begin
    case(State)
        Init:
            if (Start)
                State_Next <= Load;
            else
                State_Next <= Init;
        Load: State_Next <= Check;
        Check:
            if (~PM[1] & PM[0])
                State_Next <= Add;
            else if (PM[1] & ~PM[0])
                State_Next <= Sub;
            else
                State_Next <= Next;
        Add: State_Next <= Next;
        Sub: State_Next <= Next;
        Next: State_Next <= More;
        More:
            if (CTR == 'd0)
                State_Next <= Done;
            else
                State_Next <= Check;
        Done: State_Next <= Init;
    endcase
end
endmodule

```

```
module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule
```

```
module BoothMul
initial
begin
    State <= Init;
    PM <= 'd0;
    CTR <= W;
end counter: number of bits
```

```
endmodule
```

```
module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule
```

```
module BoothMul
    always @ (posedge Clock)
        if (Reset)
            State <= Init;
        else
            State <= State_Next;
```

```
endmodule
```

```
module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule
```

```
module BoothMul
    assign M_LD = (State == Load);
    assign P_LD =
        (State == Add) | (State == Sub);
    assign PM_ASR = (State == Next);
    assign CTR_DN = (State == Next);
    assign AllDone = (State == Done);

endmodule
```

```

module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule

```

```

module BoothMul
wire signed [W:0] ZERO;
assign ZERO = 'd0;
always @ (posedge Clock)
if (Reset)
begin
    PM[WW+1:W+1] <= 'd0;
    PM[0] <= 0;
    CTR <= W;
end
else
begin
    PM <= if I want to load W.
    (M_LD? $signed({ZERO, M, 1'b0}):
     (P_LD? $signed({PSgn, R, PM[W:0]}):
      if I'm loading (PM_ASR? PM >>> 1:
      P       PM
              shift by 1.
      )
      )
    );

```

You can not update piece of the register, you must
 update all of them. So the register PM is what we
 called $P + M + m - 1$.

```

    CTR <= CTR_DN? CTR - 1 : CTR;
end

```

```
module BoothMul
// Module inputs and outputs

// Datapath Components

// Datapath Controller

// Controller Transitions

// Initial State

// Controller State Update

// Controller Output Logic

// Datapath State Update

// Datapath Output Logic

endmodule
```

```
module BoothMul
assign P = AllDone? PM[WW:1] : 'd0;
```

```
endmodule
```



ModelSim Demo