


# Midterm Exam



## EECS 370 Fall 2022: Introduction to Computer Organization

You are to abide by the University of Michigan College of Engineering Honor Code. Please sign below to signify that you have kept the honor code pledge:

***I have neither given nor received aid on this exam,  
nor have I concealed any violations of the Honor Code.***

Signature: \_\_\_\_\_

Name: **ANSWER KEY** \_\_\_\_\_

Uniquename: \_\_\_\_\_

First/Last name of person sitting to your **Right**  
(Write  $\perp$  if you are at the end of the row)

\_\_\_\_\_

First/Last name of person sitting to your **Left**  
(Write  $\perp$  if you are at the end of the row)

\_\_\_\_\_

### Exam Directions:

- You have **120 minutes** to complete the exam. There are **9** questions in the exam on **22** pages (double-sided). **Please flip through your exam to ensure you have all 22 pages.**
- You must show your work to be eligible for partial credit!
- Write legibly and dark enough for the scanners to read your answers.
- **Write your uniquename on the line provided at the top of each page.**

### Exam Materials:

- You are allotted **one 8.5 x 11 double-sided** note sheet to bring into the exam room.
- You are allowed to use calculators that do not have an internet connection. All other electronic devices, such as cell phones or anything or calculators with an internet connection, are strictly forbidden.

1. Short Questions	_____ / 20 pts
2. Memory Alignment	_____ / 7pts
3. Caller and Callee	_____ / 6 pts
4. Linker	_____ / 6 pts
5. C to ARM	_____ / 15 pts
6. SC and MC Performance	_____ / 6 pts
7. New ISA	_____ / 10 pts
8. LC2K Single-Cycle Design	_____ / 10 pts
9. LC2K Multi-Cycle Design	_____ / 20 pts
TOTAL _____ / 100 pts	



h) [2 pts] What is the machine code for  $lw\ 2\ 5\ 64$  in LC2K in hexadecimal?

Opcode for  $lw$  is  $0b010$

I-type instruction ( $lw$ )	<div>bits 24-22: opcode</div> <div>bits 21-19: reg A</div> <div>bits 18-16: reg B</div> <div>bits 15-0: offsetField (a 16-bit, 2's complement number with a range of -32768 to 32767)</div>
--------------------------------	---

Answer:

**0x950040.**


i) [4 pts] Write the value  $0xFBC4$  to memory address 1000.

Byte-addressable, <u>Little</u> Endian	
Address	Value
1000	C4
1001	FB


Byte-addressable, Big Endian	
Address	Value
1000	FB
<del>999</del> 1001	C4

2-byte addressable, Little Endian.	
Address	Value
1000	FBC4
1001	

- j) **[3 pts]** Draw the wave-forms for D-latch and positive edge-triggered D-flip flop on the timing diagram below. Clock serves as a gating input for the D latch.



- k) **[4 pts]** Complete the following FSM to detect a 4-digit binary sequence "1011". Input to the FSM is a string of binary digits. FSM needs 4 **arrows** (with input label) or state transitions to be complete.



<b>2.</b>	<b>Memory Alignment</b>	<b>[7 pts]</b>

Assume **64-bit**, byte-addressable architecture, and that the compiler ensures aligned memory accesses by using padding. “outer” begins at address 1000 (in decimal).

```
typedef struct {
    int x;
    short y;
} widget_t;
```

1012-1015  
1016-1017  
1012-1017 → 6. 8×4=32.  
1018-1019 → 2 padding.

```
struct {
    int *a;
    char b;
    widget_t c[4];
    double d;
} outer;
```

1000-1007  
1008 < 1009-1011  
1012-1043  
1048-1055  
1000-1055 (56)

a) [2 pts] What is the size of widget\_t?

8 bytes

widget\_t must be stored at an address divisible by

4

b) [5 pts] Specify the memory layout for “outer” by completing the table below.

Variable Name	Size (bytes)	Start Address (in decimal)	End Address, inclusive (in decimal)
a	8	1000	1007
b	1	1008	1008
c	32	1012	1043
d	8	1048	1055
outer	56	1000	1055.

<b>3.</b>	<b>Caller and Callee</b>	<b>[6 pts]</b>
Complete the caller/callee saved registers for the following C program.		

Assume the compiler checks for liveness across function calls. It does not perform any other optimizations.

1	void foo()	1	void bar()
2	{	2	{
3	int cnt = 10;	3	int x = 1, y = 2;
4	int a = 0, b = 0;	4	
5		5	for(int x = 0; x < 10; x++)
6	bar();	6	{
7	b = 10;	7	y++;
8		8	}
9	for (int i=0; i < 10; i++) {	9	}
10	a = a + b;	10	
11	bar();	11	
12	b = i;	12	
13	}	13	
14	}	14	

Assume foo() is invoked once, and bar() is only invoked by foo().

Complete 2nd and 3rd columns to specify the **dynamic** number of additional load/store **pairs** executed to save and restore registers for each variable, if we use only caller-saver or only callee-save registers.

Next, assume there are only **2 callee** and **2 caller** registers. In the fourth column of the table, allocate a caller or a callee register to a variable such that the number of additional loads/stores executed is minimized.

Variable	Caller Save	Callee Save	Caller or Callee?
foo: a	11	1	Callee.
foo: b	0	1	Caller
foo: cnt	0	1	Caller.
foo: i	10	1	Callee.
bar: x	0	11	Caller
bar: y	0	11	Caller.

<b>4.</b>	<b>Linker</b>	<b>[6 pts]</b>
	Complete the symbol and relocation tables for the following C program.	

Fill in the symbol and relocation tables for the following two C files. You may not need to use all the table entries.

	main.c		FizzBuzz.c
1	#include <stdlib.h>	1	extern int bonus;
2		2	
3	int bonus = 9;	3	int getFizz(int num) {
4	extern int getFizz(int num);	4	int tmp = bonus % num;
5		5	bonus = tmp;
6	int main() {	6	
7	int *fizz = malloc(1024 * 4);	7	if (num % 3 == 0) {
8	for(int num = 0; num < 1024; ++num)	8	num = 3;
9	{	9	}
10	fizz[num] = getFizz(num);	10	else if (num % 5 == 0) {
11	}	11	num = 5;
12	}	12	}
13		13	
14		14	return num + bonus;
15		15	}

#### Types:

**T:** Text

**D:** Data

**U:** Undefined

main.o Symbol Table [2 pts]	
Symbol	Type (T/D/U)
bonus	D
getFizz	U
malloc	U
main	T

FizzBuzz.o Symbol Table [1 pt]	
Symbol	Type (T/D/U)
bonus	U
getFizz	T



Note: The following code is identical to the one on the previous page.

	main.c		FizzBuzz.c
1	#include <stdlib.h>	1	extern int bonus;
2		2	
3	int bonus = 9; <i>declare</i>	3	int getFizz(int num) {
4	extern int getFizz(int num); <i>3</i>	4	int tmp = <u>bonus</u> % num;
5		5	bonus = tmp; <i>↑</i>
6	int main() {	6	<i>↑</i>
7	int * <u>fizz</u> = <u>malloc</u> (1024 * 4);	7	if (num % 3 == 0) {
8	for(int num = 0; num < 1024; ++num)	8	num = 3;
9	{	9	}
10	fizz[num] = getFizz(num); <i>✓</i>	10	else if (num % 5 == 0) {
11	}	11	num = 5;
12	}	12	}
13		13	<i>↓</i>
14		14	return num + bonus;
15		15	}

### Instructions:

**ldur** (load)  
**stur** (store)  
**bl** (branch with link)

main.o Relocation Table [1 pt]		
Line #	Symbol	Instruction
<del>3</del>	<del>bonus</del>	<del>ldur</del>
7	malloc	bl
10	getFizz	bl

FizzBuzz.o Relocation Table [2 pt]		
Line #	Symbol	Instruction
4	bonus	ldur
5	bonus	stur
14	bonus	ldur

总结: relocation table ① 词用  $\begin{cases} \text{Variable} \\ \text{function.} \end{cases}$

② \*Declare 不管在 symbolic 里面。

<b>5.</b>	<b>C to ARM</b>	<b>[15 pts]</b>
	Convert C program to ARM assembly.	

Convert the following C code to ARM assembly. The assembly code should be ABI compliant. Each register is 64 bits. The starting address of `radios[]` is mapped to X1 when it's passed to `whats_new()`. The input argument of `hear()` is mapped to X1.

C	ARM
<pre> struct Radio {     int32_t noise; // 4B     int32_t gaga;  // 4B };  int32_t hear(int32_t sound) {     sound += 8;     return sound; }  void whats_new(struct Radio radios[]) {     int64_t i = 0;     for ( ; i &lt; 10; ++i) {         radios[i].gaga++;         if (i &lt; 5) {             radios[i].gaga *= 4;         } else {             radios[i].noise =                 hear(radios[i].gaga);         }     } } </pre>	<pre> hear:     ADDI    <del>X0</del>, X1, #8 return:     BR      X30 whats_new:     MOV     X2, X1     MOVZ    X5, #0 loop:     CMPI    X5, #10     B.EQ    <del>end</del>     LSL     X6, X5, #3     ADD     <u>X6</u>, X6, <del>X2</del>     LUDRSW  X7, [X6, #4]     ADDI    X7, X7, #1     STURW   X7, [X6, #4]     CMPI    <del>X5</del>, #5     B.GE    <u>else</u> if:     LSL     <del>X7</del>, <del>X7</del>, #2     STURW   X7, [<u>X6</u>, <u>#4</u>]     B       inc else:     MOV     X1, X7     BL      hear     STURW   <u>X0</u>, [<u>X6</u>, <del>#4</del>] inc:     ADDI    X5, X5, #1     B       loop end: </pre> <p><i>Handwritten notes:</i></p> <ul style="list-style-type: none"> <li><i>return value</i> (pointing to <del>X0</del>)</li> <li><i>X1 = X7</i> (pointing to <u>X1</u> in the MOV instruction)</li> <li><i>X6 = X5 - 3</i> (pointing to <del>X2</del>)</li> <li><i>return</i> (pointing to <u>X0</u>)</li> <li><i>#0</i> (pointing to <del>#4</del>)</li> </ul>

6.	<b>SC and MC Performance</b> <span style="float: right;"><b>[6 pts]</b></span>
	Analyze the performance of LC2K Single-Cycle and Multi-Cycle datapaths.

Consider the LC2K single-cycle and multi-cycle data paths from lecture. The components in the datapath has the following delays:

Read register file:	5 ns
Write register file:	10 ns
ALU:	15 ns
Read memory:	60 ns
Write memory:	20 ns
All other components:	0 ns

Handwritten notes for delays:

- $lw: 60 + 5 + 60 + 15 + 10$  (with a bracket indicating the sum of Read memory, Read register file, ALU, and Write register file)
- Read register ✓
- ALU ✓
- $= mem[reg + offset]$  (with a bracket indicating the sum of Read register and ALU)
- Read memory ✓
- Write register file ✓

(a) Calculate the minimum **clock period in ns** for following designs:

Single-Cycle [2 pts]	Multi-Cycle [1 pt]
150 ns	60 ns

(b) Consider a program that executes 100 instructions with the following mix:

20% sw 20 (4)  
 30% add/nor 30 (4)  
 20% lw 20 (3)  
 20% beq 20 (4)  
 10% noop 10 (2)

$$20 \times 4 + 30 \times 4 + 20 \times 3 + 20 \times 4$$

$$80 + 120 + 100 + 80$$

$$200 + 180 = 380$$

$$380 + 20 = 400 \quad 400 \times 60 = 24000$$

What is the total program runtime (in nanoseconds) for both single-cycle and multi-cycle data paths?

Single-Cycle [1 pt]	Multi-Cycle [2 pts]
15000 ns	<del>120 ns</del> 2400.

<b>7.</b>	<b>New ISA</b>	<b>[10 pts]</b>
	Program using a new ISA (extended from LC2K)	

Consider a new ISA called BC3K (Big Computer 3000). BC3K is identical to LC2K except for the following differences:

- BC3K has **16 registers**. Each register is **32-bits** (same as LC2K)
- 4 new instructions have been added:

Instruction	Description
ext_add rA, rB, rC, rD	{rC, rD} = rA + rB Adds the unsigned 32-bit registers rA and rB to produce an <b>unsigned 64-bit result</b> . Bits 63-32 of the results are stored in rC Bits 31-0 of the result are stored in rD
ext_mul rA, rB, rC, rD	{rC, rD} = rA * rB Multiplies the unsigned 32-bit registers rA and rB to produce an <b>unsigned 64-bit result</b> . Bits 63-32 of the results are stored in rC Bits 31-0 of the result are stored in rD
cmov rA, rB, rC	If ([rA] != 0) [rC] = [rB] else do nothing
cmp rA, rB, rC	if ([rA] == [rB]) [rC] = 1 else [rC] = 0

**Note:** Although ext\_add and ext\_mul produce 64-bit results, their inputs are only 32-bits.

**(a) [3 pts]** Fill in the blanks to translate the C code to BC3K. Use the following register mappings:

Variable	Register
a	1
b	2
out	15
<temporary value>	3




C code	BC3K code
int a;	cmp 1 2 3
int b;	
int out;	
if (a != b) {	
out = a + b;	add 1 2 15
} else {	
out = a;	cmov 3 1 15
}	

(b) [3 pts] Emulate 64-bit add.

Complete the following BC3K assembly code to emulate a 64-bit add operation in the C code shown below. Any bits in the resulting sum which overflow beyond 64 bits may be ignored.

Use the following register mappings:

Variable	Register
a, bits 31-0	1
a, bits 63-32	2
b, bits 31-0	3
b, bits 63-32	4
out, bits 31-0	14
out, bits 63-32	15



uint64\_t type in C refers to 64-bit unsigned value.

C code	BC3K code
uint64_t a; uint64_t b; uint64_t out;	
out = <u>a</u> + b;	

(c) [4 pts] Fill in the blanks to translate the code description to BC3K.

Use the following register mappings:

Variable	Register
a	1
b	2
<temporary value>	3
overflow	4
out	5
<temporary value>	6

$$\frac{1}{2} \times \frac{1}{2} = \frac{0}{8} \left[ \frac{1}{4} \right] \frac{0}{2} \frac{0}{1}$$

$$\frac{1}{3} \times \frac{1}{3} = \frac{1}{8} \frac{0}{4} \frac{0}{2} \frac{1}{1}$$

uint32\_t type in C refers to a 32-bit unsigned value.

reg3 : #1  
reg4 = 0

Code description	BC3K code
<pre>uint32_t a; uint32_t b; uint32_t overflow; uint32_t out;</pre> <p>Calculate the product <b>a * b</b> and store the 32-bit result in <b>out</b>. If the product does not fit in 32 bits, set <b>overflow</b> to 1. Otherwise, set <b>overflow</b> to 0.</p>	<pre>lw      0    3    one  add     0    0    4 &lt;overflow  ext-mul 1    2    6    5  cmov    6    4    6    3 4 &lt;del&gt;cmp&lt;/del&gt;  halt  one .fill 1</pre> <p>overflow 存在 4</p>

<b>8.</b>	<div data-bbox="272 226 781 273"><b>LC2K Single-Cycle Design</b></div> <div data-bbox="1295 226 1437 273"><b>[10 pts]</b></div> <div data-bbox="272 300 1138 333">Extend the LC2K Single-Cycle Datapath to compute new instructions!</div>
-----------	--

Add a new I-type instruction *Jump and Store (jas)* to LC2K:

**jas    regA   regB   immediate**

Its semantics are:

$mem[[regA]] = sign\ extend(immediate)$


$PC = PC + [regB]$

[regA] is the value in regA.

mem[[regA]] is the value stored at memory address [regA].

Modify the LC2K single cycle datapath from lecture shown below to support *jas* (note: picture shown doesn't support *jalr*). You are restricted to the following modifications:

- **One** new adder (shown in the top-right corner of the picture below)
- May add **one** new 2:1 MUX (MUX5)
- Extend up to **two** old 2:1 MUXes (add at most two inputs to each extended MUX)
- Add zeroReg that holds a constant 0 value



a) Describe your modifications answering the following questions.

[6 pts]

i) Specify the extensions made to old MUXes (MUX1, MUX2, MUX3, or MUX4).

Specify the MUX number (1-4), and new inputs added (can be either one or two inputs). Use index 10 if only one new input is added.

MUX#	New input (index 10)	New input (index 11)
<del>MUX1</del>	<del>PC + [reg B]</del>	
<del>MUX4</del>	<del>0</del>	

ii) Specify the inputs and output for the new adder.

Additional Adder	Wire Connected
A_in1	<del>Q<sub>2</sub></del> [reg B]
A_in2	<del>PC</del>
A_out	MUX <sub>1</sub> (index 10)

iii) Specify the input and output for the new MUX5.

MUX5	Wire Connected
Input (0)	<del>offset</del>
Input (1)	<del>Q<sub>2</sub></del> [reg B]
Output	Data in of memory

b) Determine the control signals for *jas*.

[4 pts]

Control bit of ALU: 0 add; 1 nor

Control bit of Data memory: 0 read; 1 write

MUX1	PC_en	MUX2	MUX3	Reg en	MUX4	ALU	Data mem en	Data mem R/W	MUX5
10	1	X	X	0	10	0	1	1	1



<b>9.</b>	<b>LC2K Multi-Cycle Design</b>	<b>[20 pts]</b>
	Extend the LC2K Multi-Cycle Datapath to compute new instructions!	

Consider the following new LC2K I-type conditional store instruction.

<b>SWEQ</b>	<b>Store Word on Equality.</b>
$Reg_A$ $Reg_B$ Immediate	$\text{if } [Reg_B] == \text{mem}[ [Reg_A] ]$ $\text{mem}[ [Reg_A] ] = \text{sign extend}(imm)$

$[Reg_A]$  is the value in  $Reg_A$ .


$\text{mem}[[regA]]$  is the value stored at memory address  $[regA]$ .

Modify the LC2K multi-cycle datapath to support SWEQ. You have the following restrictions:

- **Modify up to two MUXes** by adding at most one additional input
- **Add up to two new MUXes** (MUXnew1 and MUXnew2).

Note: Instruction-Reg, dataReg, ALUeq, and ALUresult are temporary registers.

Assume new inputs are added at the "bottom" of the MUX as the last input. That is, select control is higher for the new inputs than old inputs.



Implement **SWEQ** in **five** cycles. Fetch and decode cycles remain the same as other instructions.

- a. What operations take place in cycles 3, 4 and 5? Follow the format specified below.

Use “**dataReg**” to specify the temporary register into which the value read from memory is written to (similar to how **lw** reads from memory in its **4th cycle**). **[6 pts]**

**Cycle 1:**

$$[IR] = Mem[PC]$$

$$[ALU_{Result}] = [PC] + 1$$

**Cycle 2:**

$$[PC] = ALU_{Result}$$

*Decode instruction; Read registers*

**Cycle 3:**

$$dataReg = Mem[regA].$$

**Cycle 4:**

$$ALU_{eq} = [Mem[regA]] == [regB]$$

**Cycle 5:**

$$Mem[regA] = \text{sign extended}.$$

- b. Specify old MUX(es) ( $MUX_{addr}$ ,  $MUX_{dest}$ ,  $MUX_{rdata}$ ,  $MUX_{alu1}$ , or  $MUX_{alu2}$ ) that need an additional input, and what those input wires are. **[4 pts]**

If you choose not to add additional input(s), please indicate this by putting N/A in both rows.

<i>MUX with additional input</i>	<i>New wire connected</i>
$MUX_{alu1}$	dataReg
$MUX_{addr}$	[regA]

- c. What are the inputs and output wires for **new MUXes**? If you choose **not** to add a **new MUX**, please indicate this by answering **N/A**. **[4 pts]**

Option 1:

<b>MUX</b>	<i>input 0</i>	<i>input 1</i>	<i>output</i>
MUXnew1	[regB]	sign extended.	data.
MUXnew2	MemEn	ALUEn	En.

d. Specify the control signals for each cycle.


The control signal for newly added MUX input (from part b) is **10**.

The control signal to the new MUXes (part c) can be **0** or **1** or **X**. Leave MUXnew1 and/or MUXnew2 columns empty if they were not used. **[6 pts]**

Option 1:

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	<del>X</del> 0	X
2	1	X	0	X	0	X	X	0	X	X	X	<del>X</del> 0	X
3	0	10	1	0	0	X	X	0	X	X	X	<del>X</del> 0	X
4	0	<del>X</del>	0	X	0	X	X	0	10	0	X	<del>X</del> 0	X
5	0	10	X	1	0	X	X	0	X	X	X	1	1

Assume new inputs are added at the "bottom" of the MUX as the last input. That is, select control is higher for the new inputs than old inputs.



## All possible answers

Option 1:

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	0	X
2	1	X	0	X	0	X	X	0	X	X	X	0	X
3	0	10	1	0	0	X	X	0	X	X	X	0	X
4	0	X	0	X	0	X	X	0	10	00	X	0	X
5	0	10	X	1	0	X	X	0	X	X	X	1	1 / 0

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	0
2	1	X	0	X	0	X	X	0	X	X	X	X	0
3	0	10	1	0	0	X	X	0	X	X	X	X	0
4	0	X	0	X	0	X	X	0	10	00	X	X	0
5	0	10	X	1	0	X	X	0	X	X	X	1 / 0	1

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	1	X
2	1	X	0	X	0	X	X	0	X	X	X	1	X
3	0	10	1	0	0	X	X	0	X	X	X	1	X
4	0	X	0	X	0	X	X	0	10	00	X	1	X
5	0	10	X	1	0	X	X	0	X	X	X	0	1 / 0

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	1
2	1	X	0	X	0	X	X	0	X	X	X	X	1
3	0	10	1	0	0	X	X	0	X	X	X	X	1
4	0	X	0	X	0	X	X	0	10	00	X	X	1
5	0	10	X	1	0	X	X	0	X	X	X	1 / 0	0

Option 2:

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	X
2	1	X	0	X	0	X	X	0	X	X	X	X	X
3	0	10	1	0	0	X	X	0	X	X	X	X	X
4	0	X	0	X	0	X	X	0	10	00	X	X	X
5	0	10	1	1	0	X	X	0	X	X	X	ALU EQ	1 / 0

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	X
2	1	X	0	X	0	X	X	0	X	X	X	X	X
3	0	10	1	0	0	X	X	0	X	X	X	X	X
4	0	X	0	X	0	X	X	0	10	00	X	X	X
5	0	10	1	1	0	X	X	0	X	X	X	1 / 0	ALU EQ