
1 of 15

ANSWER KEY

Final Exam



EECS 370 Winter 2022: Intro to Computer Organization

You are to abide by the University of Michigan College of Engineering Honor Code. Please sign below to signify that you have kept the honor code pledge:

I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.

Signature:

Name:

Uniqname:

First/Last name of person sitting to your Right (Write ⊥ if you are at the end of the row)

First/Last name of person sitting to your Left (Write ⊥ if you are at the end of the row)

Exam Directions:

- You have **120 minutes** to complete the exam. There are **8** questions in the exam on **15** pages (double-sided). **Please flip through your exam to ensure you have all 15 pages.**
- You must show your work to be eligible for partial credit!
- Write legibly and dark enough for the scanners to read your answers.
- Write your uniquame on the line provided at the top of each page.

Exam Materials:

- You are allotted **one 8.5 x 11 double-sided** note sheet to bring into the exam room.
- You are allowed to use calculators that do not have an internet connection. All other electronic
 devices, such as cell phones or anything or calculators with an internet connection, are strictly
 forbidden and usage will result in an Honor Code violation.

2 of 15

ANSWER KEY

1. Short Questions	/ 12 pts
2. Branch Prediction	/ 11 pts
3. LC2K Pipeline Datapath Performance	/ 10 pts
4. The 3 C's of Caches	/ 9 pts
5. New LC2K Pipeline Datapath	/ 15 pts
6. Cache Locality	/ 15 pts
7. VM Simulation	/ 16 pts
8. VM Performance / Cache Performance	/ 12 pts
TOTAL	/ 100 pts

3 of 15

1.	Short Questions [12	2 pts]
	Complete the following true/false and short answer questions	

True/False Questions [5 pts]

Circle One:

(a) Using the speculate-and-squash method to resolve control hazards can result in the same CPI as the detect-and-stall method.

True / False

(b) Increasing the associativity of a cache can reduce capacity misses.

True / Kalse

(c) If a machine has infinite physical memory, virtual memory is no longer needed.

True / False


(d) A multi-level page table can consume more space than a single-level page table.

rue / False

(e) Virtual address to physical address translation can happen simultaneously with the cache access.



Short Answer Questions



(f) [2 pts] Consider a cache with a given size. You are asked to change the associativity and block size to reduce the tag area overhead:


i) How would you change the associativity? Circle around your choice.




ii) How would you adjust the block size? Circle around your choice.



- (g) [3 pts] Consider the following assembly code being simulated on the 5-stage LC2K pipeline datapath that uses detect and forward for data hazards, speculate not-taken and squash for control hazards, and internal forwarding for register file.
 - i) Circle around the registers of the executed instructions that are going to use forwarded-data from pipeline registers (including the internal forwarding of register file):



(h) [2 pts] Consider a <u>byte-addressable</u> system with <u>a 128 B</u> fully-associative cache that has a block size of <u>32 B</u>. The following lines of code are executed:



How many bytes would be written into main memory for data array accesses, in each case of write-through and write-back policy for the cache. You can assume data starts from address 0 and all dirty blocks are written in their entirety back to cache at the end of the program. $32 \times 3 = 96$

Write-through:



Write-back: 96

B

8

Ş

2. Branch Prediction


[11 pts]

Simulate an LC2K assembly program and answer questions about its branches

Consider the following LC2K assembly program running on our <u>5-stage</u> pipelined datapath from lecture. This program **counts the number of zeros** in the binary array **Arr** and stores that count in Assume all registers are initialized to zero. Answer the following question about the program's branch decisions.

(a) [7 pts] Write the sequence of branch decisions for each beq instruction, using T to represent "taken" and N to represent "not taken." (You might not need all the boxes.)


Line 4 beq (Loop termination condition)



Line 6 beq (If-Condition)

Line 9 **beq** (Loop condition)

Combined sequence, as seen globally



11

(b) [4 pts] What percentage of the total branch decisions are correctly predicted when using the following prediction schemes? (You can leave your answers as fractions.)

Predict always not taken (N)

Predict backwards taken (T), forwards not taken (N)

70 70 70 70

Predict using a local (i.e., per beg_instruction)(2-bjt/branch predictor

٠ ن ١

6 of 15	3) -	- 30
---------	------	------

3. LC2K Pipeline Datapath Performance [10 pts] Calculate the CPI and execution time for a pipelined datapath

Consider an LC2K assembly program running on our 5-stage pipelined datapath from lecture, which has internal forwarding for the register file. The program has the following instruction breakdown:

•	R-type instructions (add and nor)	50%
•	Load instructions (1w)	25%
•	Store instructions (sw)	15%
•	Branch instructions (beg)	15%

In the program, 60% of branches are not taken (N). Additionally, 20% of the R-type instructions are followed immediately by a <u>dependent</u> R-type instruction (e.g., add 1 1 2, add 2 2 3) and 80% of load instructions are followed immediately by a dependent R-type instruction (e.g., lw 0 3 0, add 3 3 4). There are no other data dependencies.

(a) [4 pts] What is the CPI of the program when the processor uses **detect-and-stall** for data hazards and **speculate-and-squash** for control hazards with a branch predictor that always predicts not taken (N). Please show your work for partial credit.

(b) [4 pts] What is the CPI of the program when the processor uses <u>detect-and-forward for</u> data hazards and <u>speculate-and-squash</u> for control hazards with a branch predictor that always predicts not taken (N). Please show your work for partial credit.

(c) [2 pts] Given that the processor frequency is 1MHz and the program executes one million instructions, how many seconds faster is the execution time of the program when using detect-and-forward? Show your work by calculating the execution time in seconds for parts (a) and (b), then finding the difference between the two.

$$\frac{1.7t - 1.58 - 0.4}{|MM2|} = \frac{1}{1 \times 100} = 1000005.$$

$$1 \times 1 \times 10^{9} \times 0.4 = 1 \times 10^{9} \times 0.4 = 0.45$$

A-W

4. The 3 C's of Caches

[9 pts]

Determine if the memory references result in compulsory, capacity, or conflict misses

Consider an 8-bit processor with <u>byte-addressable</u> memory that has a cache with the following configuration: $|b_{i,j}|$ $|b_{i,j}|$

• Cache size

• Block size

Associativity

• Replacement Policy

32B 32716=2

16B) > Chit Off(e)(Direct mapped (1-way)

Least-recently used (LRU)

1-11- OTT 11+ OI)

Assume the cache is initially empty. Fill out the table given the provided sequence of memory references. If the access was a miss, fill in the bubble (O) to indicate the type of miss. If a block was evicted because of the access, write the tag of the block that was evicted.


Reference in Binar		Tag	Set Index	Hit or Miss?	Type of Miss (if applicable)	Tag of evicted block (if applicable)
0b1001	0110	0b_100	0b	\wedge	CompulsoryCapacityConflict	0b
0b1110	1111	0b <u>[1]</u>	0b	M		0b
0b1001	0010	0b <u></u> [00	0b <u></u> 1	I	O Compulsory O Capacity O Conflict	0b
0b0110	1011	оь <u>О</u> И	0b	\wedge	Compulsory Capacity Conflict	0b
0b11/10	0000	0b_[1]	0b 0	\bigwedge	O Compulsory Capacity Conflict	0b 01]
0b0110	1000	0b_01l	0b	\wedge	O Compulsory O Capacity Conflict	0b_\1

8 of 15

ANSWER KEY

5. New LC2K Pipeline Datapath [15 pts] Identify the hazards and pipeline stalls in the new LC2K pipelined-datapath

Consider the following revised LC2K pipelined-datapath, in which a new pipeline stage called **Branch Resolve** (**BR**) is added between *ID* and *EX* stage, so we can resolve control hazards earlier in the pipeline. The new *BR* stage includes an adder to calculate the branch target as well as a comparator to check the equality of regA and regB values.



(a) [6 pts] Assume that this new problem design has only the original data forwarding paths of the 5-stage pipeline (i.e., **X/MEM→EX, MEM/WB→EX, and internal forwarding for the register file). Compute how many cycles we will need to stall the pipeline for each of the following scenarios of instructions containing data dependencies.

In the table, "Distance" denotes the distance between dependent instructions. When Distance = 0, the instructions are adjacent (e.g., add 1 1 2, nor 1 2 3). When the Distance = 1, there is one instruction separating the dependent instructions (eg., add 1 1 2, <unrelated instruction>, nor 1 2 3), and so on.

Source of Data Dependency		Dependent	# of stalled cycles		
		Instruction	Distance = 0	Distance = 1	Distance = 2
R-type	(add 1 1 2)	R/I-type (nor 1 2 3)	0 cycles	0 cycles	0 cycles
R-type	(add 1 1 2)	Branch (beq 1 2 end)	2_		()
Load	(lw 0 2 0)	R/I-type (nor 1 2 3)	<i></i>	()	6
Load	(lw 0 2 0)	Branch (beq 1 2 end)	3	2)

(b) [3 pts] If we allow new data-forwarding paths, what is the minimum set of forwarding paths that are necessary to minimize the number of stalling cycles for part (a)? (You might not need all the paths.)

	Source Pipeline Register		Destination Stage
Example:	EX/MEM	\rightarrow	EX
New Forwarding Path 1:	EXMEM	\rightarrow	BR ,
New Forwarding Path 2:	MEM/WB	\rightarrow	BR.
New Forwarding Path 3:		\longrightarrow	

(c) [5 pts] With the original data forwarding paths of the 5-stage LC2K pipeline and the **new data** forwarding paths from part (b), compute how many cycles we will need to stall the pipeline for the following scenarios of instructions containing data dependencies.

Source of	Dependent	# of stalled cycles			
Data Dependency	Instruction	Distance = 0	Distance = 1	Distance = 2	
R-type (add 1 1 2)	R/I-type (nor 1 2 3)	0 cycles	0 cycles	0 cycles	
R-type (add 1 1 2)	Branch (beq 1 2 end)	/	U	0	
Load (lw 0 2 0)	R/I-type (nor 1 2 3)	/	0	Q	
Load (lw 0 2 0)	Branch (beq 1 2 end)	2		10/	

(d) [1 pts] With the new pipeline design, how many cycles of stalls are we going to have in the pipeline in case of a branch misprediction?___

Stalled Cycles:

10 of 15 ANSWER KEY

6. Cache Locality [15 pts] Trace memory accesses and determine the ideal cache layout for a C++ program

Consider the following convolutional kernel executing on a system with a <u>byte-addressable</u> memory. <u>Load/store instructions</u> operate with 4 B granularity (i.e., each load/store instruction returns a 4 B value from the cache to the processor, resulting in a <u>single</u> cache hit or miss).

```
0X700
1
     #define N 3
                       DOIXO
2
     int Out[N], Input[N], Mask[3];
         ON KNO
3
                                                i=2 j=0.
input [] * mas|2 [0]
input [] * mask [1]. j=1
     //initialization code
4
5
6
     for(int i=0; i<N; i++)</pre>
7
     {
8
        dot=0;
        for(int j=0; j<3; j++)</pre>
9
            10
11
                dot += Input[i+j-1] * Mask[j];
                           input(0) * mask(1)

input(1) * mask(1)

input(1) * mask(1)

j=1

input(1) * mask(1)

j=1
12
13
        Out[i] = dot;
14
15
     }
```

For this program:

inpm(7ין ל אבול (זי) ask are mapped to registers. Hence, י

- All variables except the arrays **Out**, **Input**, and **Mask** are mapped to registers. Hence, only these arrays require loads/stores to the cache.
- Input starts at address 0x100, Mask starts at address 0x200, and Output starts at address 0x400.
- On line 14, the **Input** array is accessed before the **Mask** array.
- (a) [2.5 pts] Write down the memory addresses for the array accesses in the program. For example, the iteration i=0 accesses Input[0], Mask[1], Input[1], Mask[2], Out[0] and the memory addresses for this iteration are completed in the table below.

```
for i=0 0x100, 0x204, 0x104, 0x208, 0x400

for i=1 0x100, 0x200, 0x104, 0x204, 0x108, 0x208, 0x404

for i=2 0x104 0x200 0x108 0x x204 0x408
```

Total number of memory accesses:

	0× (00	OXID D mis	s 0×400 0×40 0 miss 0×204 0×20 0 hit	
	Dx 204	0x20 o mis	0×100 0×10 D miss 0×108 0×10 1 miss	
11 of 15	0×104 C	oxio o hit		
(b) [2 pto]	0 x 208 0	7X20 mis	0 × 104 0 × 10 0 hit 0 × 208 0 × 20 mis	
			ally associative cache size of 16 B and block size of 8 B with he hits/misses for the above program. Assume the memory	
	•	s. Show your wo	. •	is/
	tag	DXI	De DX40 DX20 DXWI OXIDO OXIDI	_
	fna	Dva	nx)al nx ln a nx a	
D×104	tog - OXID	0 miss 0 x i	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
0 x 70 0			1 1/2 0x(to / miss	
		- UX)		
# of Hit # of Mi	_	4	i=0 M M H M M	
# 01 1011	_	13		
(c) [4.5 pt	t s] What is t	the minimum si	ァン M M M H M ze of a fully associative cache with the same block size as	
	-		nisses except compulsory misses. Determine hits/misses for	
this ne	w cache. No	ote that cache s	ize does not need to be a power of 2. Show your work.	
0 × 10	0 0 x 0	(O o miss	OXIOU OXIOD hit OXIOU hit	
0× 20	4 0×	vo o miss	0 x 200 0 x 20 0 hit 0 x 200 0 x 20 0 hit 0 x 20 0	
0 × 10	4 ox	10 0 hit	0x104 0x10 0 hit. Ox108 0x101 hit 0x20 1	
0 x 20	8 0 x 2	n miss	0x209 0x20 0 his 0x204 0x0 1 hit 0x40 0	
0 x 40			0 x 10 8 0 x 10 1 miss 0 x 40 g 0 x 40 1 miss 0 x 10 1	
Cache	Size (B):	1x8 = 40 By	10S 0x 208 0x20 1 hit. SIZE=5.	
# of Hit	ts:	[]	0x404 0x40 0 mt.	
# of M:	-	/	I S W W H W W	
# of Mi	sses: _	<i>D</i>		
(d) [5 pts] Say you	can increase th	ルフリソルル <u>ル</u> ne cach <u>e size to 64 B</u> . What cache configuration for this	
			west number of cache misses? Determine hits/misses for	
your ne		nfiguration. Sho	w your work. 0×100 0×104 0×108 112 $2^{\varphi} \Rightarrow 16$	
O×10 p	0 X 10	•	(0x 200 θx 204 θx 208.	
	1163 0X70 1163 0X10	1.5	V OX AND OX AND OX ICO D	
·	uit 0×201	hi	OXION NAID HIT	
	23.100	' au hit	0x408 0x40hit 4x16=64.	
-	10 0×250	1 5 1		
ox40 m	13) OX 40A		(<u>0×10</u>)	
Associ	•	full-associat	ion - Oxw	
Block S	Size (B): _	16 Bytes		
# of Hit	ts:	14	0×40	
# of Mi				

i=0

0×100

OxZoy

0 x 208

0×400

12 of 15 ANSWER KEY

7. Virtual Memory and Page Table

[16 pts]

Simulate virtual to physical page translation and calculate page table overheads

virtual address

Consider a 32-bit processor that has a byte-addressable memory with the following configuration:

•	Page Size	256 B (2 ⁸)
•	Virtual Memory Size	16 KB by pages, 2'4 Top offset
•	Physical Memory Size	2 KB (8 pages) 2 PPN offset
•	Page Replacement Policy	Least-recently used (LRU) >
•	Page Table Layout	Single-level page table
•	Page Table Size	256 B 256B/4B=64 lines, 26
•	Page Table Entry Size	4 B

Physical page 0x0 is reserved for the operating system (OS) and cannot be replaced. Similarly, physical pages 0x1 and 0x2 are reserved for the current processes' page tables and cannot be replaced. On a page fault, the page table is updated before allocating a physical page. If more than one free page is available, the smallest physical page number is chosen.

Assume that two processes with Process ID (PID) 370 and 281, respectively, have been running. The initial state of physical memory is shown below:


		•
Physical Page # (PPN)	Memory Contents	
0x0	Reserved for OS	
0x1	PID 370 Page Table	
0x2	PID 281 Page Table	
0x3	PID 370: VPN 0x3	/
0x4	PZD 370: VPNOXA	
0x5 _	PID 281: VPN 0x2	PZD 281 0x b
0x6	PZDISH NPN DXS	
0x7	PID 370: VPN 0xF	
		-

(a) [10 pts] Complete the following table for the given sequence of virtual address requests. Please express your solution in hexadecimal.

Time	PID	Virtual Address (VA)	Virtual Page # (VPN)	Physical Page # (PPN)	Page Fault? (Y/N)	Physical Address (PA)
0	370	0x31A	0x <u>3</u>	0x <u>3</u>	\geq	0x <u>3/A</u>
1	370	0xA02	0x <u> A</u>	0x_4	7	0x <u>417/</u>
2	281	0x31A	0x <u>ζ</u>	0x <u>-</u> 6	Y	0x <u>61A</u>
3	370	0xF00	0x <u> </u> Ŧ	0x <u>7</u>	N	0x <u>700</u>
4	281	0x618	0x_ <i>b</i> /	0x_5	1	0x <u>518</u>

45

- (b) Suppose the page size is reduced to 16 B and the single-level page table is replaced by a 3-level page table, in which the size of each 2nd level page table is 2 pages and the size of each 3rd level page table is 4 pages. Answer the following questions about this new configuration. (Note that the page table entry size is still (B)
 - i) [2 pts] How many index bits are required for the 2nd level and the 3rd level page table,



(evel 2.

Size: 2 page: 2 × 16B: 2 5 B 8 ine)

level 3:


size: 4 page: 4 × 16B: 26B. 16 ine)


| 32B.

2nd level: ______ index bits

3rd level: ______ index bits

ii) [2 pts] What is the minimum storage space this (3-level page table would occupy in bytes?





iii) [2 pts] What is the maximum storage space this 3-level page table would occupy in bytes?

max
$$\Rightarrow$$
 All full. (evel 2: $2^{3} \times 2^{3} \times 7 = 2^{8}$)

level 3: $2^{3} \times 2^{3} \times 2^{12} = 2^{12} = 3^{2} + 2^{13} + 2$

14-4-4-3:3.

14 of 15 ANSWER KEY

8.	VM + Cache Performance	[12 pts]
	Optimize the virtual memory system based on latency-cost tradeoff	

You have been tasked to configure the memory system for a custom processor designed by a startup company. The company has placed the following limitations on the design:


- The cache should be **virtually addressed** (virtual to physical address translation occurs in case of the cache miss)
- Virtual memory should use a single-level page table
- There (s no TLB) in the memory system.

The company is considering the following technologies the memory system components:

Component	Hit Rate	Technology	Latency	Cost	
Cooks	80%	SRAM-A	2 ns	\$20 <	
Cache		SRAM-B	1 ns	\$40	
DRAM	90%	DDR3	20 ns	\$15	
(Main Memory)		DDR4	10 ns	\$45	
SSD (Disk)	100%	SATA 3.0	800 ns	\$20	

(a) [6 pts] Considering this memory system, write down the coefficients for the average memory access time (AMAT) equation. The variables *LC*, *LD*, and *LS* represent the latencies for the cache, DRAM, and SSD components, respectively.

You can assume that any necessary updates to cache, page table, and DRAM due to data miss would happen in parallel to data retrieval (No impact on AMAT). Please show your work.



- (b) [4 pts] The company has set the following restrictions for the memory system:
 - Average memory access time (AMAT) must be less than 25 ns.
 - The memory system components must cost less than \$100 in total.

Circle the ideal technologies for the cache and DRAM to minimize the latency while meeting the cost budget. Please show your work.

> Cache: SRAM-A DRAM: DDR3

DDR4

SRAM-B

SSD:

SATA 3.0

1X1+0.2x20 = 1+4=5 X2+0.2x10=2+2=4

++ 0.02 x 807 4+1/212

(c) [2 pts] Using the equation in part (a), what would the AMAT and total cost be for the technologies selected in part (b)?

AMAT = _

1x2+ p.38x10+,0,02x80 = 2 + 3.8 + 14

18+3,8=>/1.6