Midterm Exam



EECS 370 Spring 2023: Introduction to Computer Organization

You are to abide by the University of Michigan College of Engineering Honor Code. Plea below to signify that you have kept the honor code pledge: I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.	se sign
Signature:	
Name:	
Uniqname:	
Uniqname of person sitting to your <i>Right</i> (Write 上 if you are at the end of the row)	
Uniqname of person sitting to your <i>Left</i> (Write 上 if you are at the end of the row)	

Exam Directions:

- You have 120 minutes to complete the exam. There are 7 questions in the exam on 15 pages (double-sided). Please flip through your exam to ensure you have all pages.
- You must show your work to be eligible for partial credit!
- Write legibly and dark enough for the scanners to read your answers.
- Write your unigname on the line provided at the top of each page.

Exam Materials:

- You are allotted **one 8.5 x 11 double-sided** note sheet to bring into the exam room.
- You are allowed to use calculators that do not have an internet connection. All other
 electronic devices, such as cell phones or anything or calculators with an internet
 connection, are strictly forbidden.

Problem	1	2	3	4	5	6	7
Point Value	15	13	11	9	12	15	25

Unigname:		
i inioname:		
OHIUHUHILE.		

Problem 1: Multiple Choice

15 points

Completely shade in the boxes with the correct answers. Select only 1 answer, unless specified by "(FILL IN ALL THAT APPLY)." [1.5 points each]

4	\^/ a;a a_af4 a.	- f -lli	المستحدد ما		DICC I	C A a . i.a	companies to CICC ICA co (FILL IN
1.	ALL THAT	_	is usually	y true of	KISC I	SAS, IN	comparison to CISC ISAs? (FILL IN
		•	smaller p	rograms	3		
		Support 1	fewer inst	ructions			
		Encode of	different ir	nstructio	ns to di	fferent l	bit widths
		Have sim	pler deco	oding log	gię /		
2.	The error "p	rogram.o	: unreso	olved e	externa	al svmb	ool 'int x'" would be reported
	during which	_					
		Compilat	ion				
		Assembly	y				
		Linking	/				
		Loading					
		Execution	n				
3.	Endianness	determine	es which o	of the be	elow (as	sume a	a byte addressable system)? (FILL IN
	ALL THAT				`		, , ,
		Which va	rieties of	load/sto	re instr	uctions	are supported in an ISA
		Which bit	t read fror	n a byte	of mer	mory is	considered most significant
		Which by	te read fr	om a w	ord in m	nemory	is considered most significant
		Which bit	ts of a reg	gister ar	e used	to hold	a single byte loaded from memory
4.	LC2K has w	/hat kind o	f address	abilitv?			
		Byte		,			
		Word /					
		Big endia	an				
		Little end	lian				
5.	When asser	mhlina the	following	code I I	FGv8 v	vhat off	set would the label fund be replaced
.	with?	nomig the	ionownig	0000 2		mat on	sot would the laser (tally so replaced
		0	b.le	func			CAT = CHT
		outl	add	Х0,	Х3,	X7	ひゃヹ =のもと
		func	lsl	X2,	X4,	#3	トモレ
	1						
	□ 2	•					
	□ 4						
	□ 8						
	☐ It de	pends on	what line	in the p	rogram	the inst	tructions are placed

6.	Which LC2K instructions calculate a memory address by adding a base value to an offset? (FILL IN ALL THAT APPLY)
	add 🔨
	□ lw ✓
	□ sw ✓
	_ □ jalr¥
	Increasing the number of registers in an ISA, while keeping the instruction size the same,
	autothsettl
7.	Increasing the number of registers in an ISA, while keeping the instruction size the same,
	generally: (FILL IN ALL THAT APPLY)
	☐ Decreases the number of loads and stores needed to execute a given program
	☐ Increases the number of opcodes that can be suppirted instruction
	☐ Requires more bits be used to indicate each register /
	Results in lower ALU latency
8.	What is the effect of running the following 2-line LC2K program?
	.fill 3
	halt $\partial = 0 + \circ$.
	☐ Nothing happens
	☐ A value is written into memory
	☐ A value is written into a register ✓
	☐ The program infinite loops
	☐ The program has undefined behavior
9.	Moving from a single-cycle processor to a multi-cycle processor is expected to reduce which of the following when running a given program? (FILL IN ALL THAT APPLY)
	Cycle time
	•
	☐ Number of instructions executed ☐ Average cycles to execute each instruction
	Average time to execute some instructions
	Average time to execute some instructions
10.	Which of the following can be implemented without sequential logic? (FILL IN ALL THAT
	APPLY)
	G Mux
	□ PCX
	□ ALU
	Decoder / Decoder /
	☐ Register X

Problem 2: Mixed Signals

13 points

1. Convert each of the 8-bit hexadecimal numbers into its binary form and decimal form (both for treating the original number as a signed (two's-complement) and an unsigned value). [2.5 points1

Hexadecimal	Binary	Decimal (signed)	Decimal (unsigned)
0x2C	06000 (100	44	44
0x98	0001100100	121-104	152


$$\frac{2}{0010} \frac{12}{1100} \frac{9}{1000} \frac{8}{1000}$$

$$\frac{2}{8+21}$$


$$\frac{3}{2+12} = 44$$

$$\frac{-128+16+8}{16+8} \frac{-9\times16+8}{-9\times16+8} = -144+8 = -136$$
2. Complete the timing diagram below for a D latch, a rising edge triggered D flip-flop, and a


- 2. Complete the timing diagram below for a D latch, a nsing edge triggered D flip-flop, and a delayed OR gate.
 - o In the case of the latch, "clock" is the Gate signal.
 - o Assume there is no meaningful delay for the latch and flip-flop.
 - o In the case of the OR gate, "clock" is the other input and the gate has a delay of 2ns.
 - o If a value is unknown, indicate that clearly using the notation shown. [3.5 points]



3. Draw a Moore-style finite state machine with one input (I) and one output (O). O should be set to 1 if and only if I had been set to 1 the previous 3 cycles. Write the value of "I" that triggers each transition next to the corresponding arrow, and the output of "O" where appropriate. Your state machine must have the minimum number of states needed to receive full credit. Don't forget to indicate a reset state. [3.5 points]



4. Consider an 8-bit floating point format based on the IEEE standard where the most significant is used for the sign, the next 3 bits are used for the exponent and the last 4 bits are used for the mantissa. The scheme uses "biased 3" to represent the exponent (rather than biased 127 used for a 32-bit IEEE floating point number) and has an implicit one just like the IEEE format. This scheme is called "VSF" (very short float).



Problem 3: Rough Root



11 points

Consider the following C function (on the left) that takes as input a non-negative integer n and returns the floor of its square root. A programmer translated it into ARM by hand, but unfortunately made some mistakes. Answer the questions on the next page. **Assume the mul instruction is supported and is used correctly on line 13.**

	C (correct, tested)		LEGv8	(buggy,	hand-written)	
1	unsigned flnsqrt(unsigned n) {	1	flrsqr	t:		1
2	unsigned r = h;	2		mov	X10, X0	2
3	unsigned 1 = 0; ×4	3		mov	X5, X10	3
4	unsigned ans = 0;	4		mov	X4, #0	4
5	while (l <= r) {	5		mov	X6, #0	5
6	Ky Ky Ka Ky	6		b	comp	6
7	unsigned $ = (1 + r) / 2;$	7	loop:		~~	7
8	unsigned m2 = m * m; +2	8		cmp	X4, X5	8
9	×8 ×8 ×	9		b.gt	end	9
10	if (m2 == n) {	10	body:			10
11	return m: +o=X1	11		add	X3, X4, X5	11
12	deery " x	12		lsr	X7, X3, #1	12
13	} else if (m2 < n) {	13		mul	X8, X7, X7	13
14	x4 x1 ~8 x10	14		cmp	X8, X10	14
15	1 = m + 1;	15		b.ne	elit	15
16	ans = m;	16		mov	X0, X7	16
17	} else {	17		b	ret	17
18	W M	18	elif:	bige		18
19	r = m - 1;	19		cmp	X8, X10	19
20		20		b.le	else	20
21	}	21		add	X4, X7, #1	21
22	} return ans;	22		mov	X6, X7✓	22
23	}	23	,	b	loop 🗸	23
24		24	else:	ماريم	VE V7 #1	24
25		25		sub ե	X5, X7, #1	25
26 27		26 27	ond.	b	loop 🏑	26 27
28		28	end:	mov	va 😽	
28		28 29	not.	mov	x0, xx x6	28 29
30		30	ret:	br		30
30		30		٠ ال		30

a) Below is a list of the local variables declared in the C function. What registers did the programmer choose to store these values? Which is used as a scratch register? [7 points]

Variable/Scratch	Register
n	XIO
r	Xx
1	Χψ
ans	Хb
m	X7
m2	78
<scratch></scratch>	X3

b) There are two bugs after line 18 - one is an incorrect opcode, the other is an incorrect source register. Identify the two bugs and suggest a one line fix for each. [4 points]

Bug 1

Problem 4: Some Assembly Required

9 points


Fill in the blanks of the object file. Recall that the 0x notation indicates that the answer is expected in <u>hexadecimal.</u> (That only applies to the blanks that start with 0x, all other answers should be in the format expected in project 2a.)

		i		pected in	project	(2a.)	PC:	main ohi	
3279	PC 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21	main.as Main loop	lw () sw add () lw () jalr () lw () lw () jalr () lw () dd () lw () jalr () lw () jalr () dd () beq () beq () halt ()	0 1 0 6 5 1 5 6 0 6 7 6 6 7 0 6 5 1 6 7 6 6 7 6 6 7 6 6 7 6 6 7 7 6 7 6 7 6	Cour One Sta 5 Fun Neg: 5 Sta One Sta 5 Sta 1 Neg: 5 Sta 1	ntl ck ce1 l ck ck	PC 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	main.obj 2 7 12 8454144 8781845 15269888 3014661 0x D086 0000 24576000 8781824 3014661 11075584 8781845 15269888 3014661 8781846 24576000 8781824 3014661 11075584 917505 0x 108000 16842733 25165824	
	22	func2	.fill	Deltaj and Personal P		0 0 0	22	Moun T O O O O O O O O O	ation

Problem 5: Call-ee-2-Save

12 points

Consider the following two LC2K files and answer the questions below.



Determine whether each of the following registers is caller / callee save and the number of load/store pairs that occur when the program is executed.

Register	Caller or Callee	
1		
	Caller	
2	_ il .	
	Callee	
4	0 1100	
	Callee	
6	Conflee Callen	
	L CAXIER CAMEN	

Uniqname:	Page 10 of 15
-----------	---------------

Problem 6: Addi it up

15 points

In this problem, you will implement some C code using a new ISA. The specifications for the ISA are below.

- Like LC2K, there are 8 registers, in the range [0-7]
- Registers and Instructions are 16 bits
- Immediates are 6-bit 2's complement numbers
- Memory is byte addressable
- Memory accesses must be aligned

Instruction Type	Parameters	Example
R (Register)	regA regB destReg	nand 1 2 3
I (Immediate)	regA regB immediate	lw 0 1 label
0	<none></none>	halt

Here is a subset of instructions relevant for the following problem:

Name	type	description			
nand	R	destReg = ~(regA & regB)			
lsl	R	destReg = regA << regB			
addi	I	regB = regA + immediate			
lh	I	regB = mem[regA + immediate] (2 bytes transferred)			
beq	I	Branch to PC +2 immediate if regA == regB			
ret	0	Returns to calling function - return address read from special purpose register			

The following code snippet includes a function score_attendance, which is used to determine the number of labs attended by a student. There are 16 labs in the term, with each lab attendance grade corresponding to a bit in attendance.

1. Fill in the blanks to complete the implementation for score_attendance as a standalone function that stores the return value sum in register 7. At the beginning of the function execution, you may assume that register 0 contains 0, and register 1 contains id. All registers are caller-saved. Only use instructions from the above subset. [12 points]

```
#include <stdint.h>
                                                 # init sum and labNum
#define CLASS SIZE 64
                                                  addi
                                                                 #0
struct student {
                                                  addi
                                                                 #16
    uint8 t credits; // unused
                                                  bea
                                                                 end
                                       loop
    uint16_t attendance;
};
                                                  addi
                                                        2
                                                             2
                                       HAPi
                                                  # load attendance
struct student class[CLASS SIZE];
                                                Laddi
/* returns sum of attendances for
                                                 lsl
one student across all 16 labs */
                                                  addi
uint16 t score attendance (
                                                  1h
                                                                 class
    uint16 t id) {
                                                  # apply mask
                                                                rot = Mem
    uint16_t sum = 0;
                                                  addi
                                                                 #1
    uint8 t labNum = 16;
                                                  lsl
    while(labNum != 0)
                                                  nand
        labNum--;
        if (class[id].attendance
                                                 hand
            \& (1 < \overline{1}abNum)) {
                                                  bea
            sum++;
                                                  addi
         (a,b)
                                                  # next iteration
    return sum;
                                                              100p
                                       endif
                                                  beq
}
                                       end
                                                  ret
    ( X·A)
                                                  .fill ...
                                       class
```

2. When assembling the following code using this new ISA, what numeric immediate should the assembler replace the label "target" with? [2 points]

```
beq 0 0 target immediate =

Outh add 0 0 0

Outh target ret (x,y)' = x' + y'

Outh target at (x,y)' = (x,y)' = (x,y)' = (x,y)' + (x,y)' + (x,y)' + (x,y)' = (x,y)' + (x,y)
```

Problem 7: Just a Bit Clearer

25 points

Many versions of the ARM ISA provide a BIC, or Bit Clear, instruction that operates similar to the "reset" signal in an SR latch, clearing selected bits to 0 and leaving others unmodified. After seeing its great utility, we want to implement this instruction in LC2K.

In LC2K, bic will be an I-type instruction. For each bit that is a 1 in the contents of register A or in the memory value pointed to by offset, the corresponding bit in the contents of register B will be reset to 0.

We can represent this operation with the following C code:

By DeMorgan's laws, this can also be represented as:


Or:

For example, the following bic with the corresponding .fill would clear bits 7-4 of register 1:

. . .

a) To help you understand the data operations in this instruction, express bic with *only* 2-input bitwise NOR gates. Assume A is the contents of register A, B is the contents of register B, and M is the contents in memory pointed to by offset. [2.5 points]

b) To perform part of the bic operation, the ALU has been extended to support bitwise **AND**, as well as the original addition and bitwise NOR. Modify the single-cycle datapath to support bic and **ALL** original LC2K instructions except jalr and halt with minimal hardware. You may add MUXes and connections inside the dotted box. You do not need to show any control signals. [7 points]



c) After analyzing the original single-cycle datapath and your modified datapath, we have found that the clock period for the original design was 80ns and the clock period for the modified design is 144ns. We have a large program where X% of the instructions are bic instructions. To compare the designs, we have another version of the program that replaces all bic instructions with **5** other instructions, which we run on the original design.

Circle one & fill in the blank: <u>More / less</u> than ______% of the instructions executed in the program must be bic instructions for the program to run faster on the modified design. Show your work above. *[4 points]*

Page 14 of 15

d) It turns out that very few programs satisfy the constraint you found in part (c). To get better performance, a multi-cycle design might be better. The diagram (**provided as a separate reference sheet**) shows the multi-cycle datapath, modified with new connections to implement the bic instruction. As in part (b), the ALU supports bitwise AND with control signals 0b10.

Provide a sequence of operations that implement the bic instruction in 6 cycles. You might not use all blanks. Then fill out the empty boxes in the control ROM for the bic instruction. [7.5 points]

Cycle 1 (Instruction Fetch):	Instr Reg = Mem[PC],	ALU_result = PC + 1			
Cycle 2 (Instruction Decode):	PC = ALU_result,	Read Register Values			
Cycle 3: = _		=			
Cycle 4: = _		=			
Cycle 5: = _	,	=			

Cycle 6 (Writeback): Register B = ALU_result

bic Cycle	PC en	MUX addr	MEM en	MEM r/w	IR en	MUX dest	MUX data	RFile wr en	MUX alu 1	MUX alu 2	ALU op
1 (IF)	0	00	1	0	1	X	Х	0	00	001	00
2 (ID)	1	XX	0	X	0	X	Х	0	XX	XXX	XX
3	0				0	Х	Х	0			
4	0				0	Х	Х	0			
5	0				0	Х	Х	0			
6 (WB)	0	XX	0	Х	0			1	XX	XXX	XX

Page 15 of 15

e) Assume that our large program has the following distribution of instructions executed:

- 30% add instructions
- 5% nor instructions
- 10% lw instructions

- 25% sw instructions
- 15% beg instructions
- 15% **bic** instructions
- The program is large enough so that the halt instruction is negligible.

Find the CPI of this program on the new multi-cycle design, assuming that for the original LC2K instructions, the new design behaves exactly like the one described in class. Write down an exact decimal number for your answer. Show your work. [4 points]

CPI =		

