





$P_{\text{SWITCH}} = C \cdot V_{DD}^2 \cdot f \cdot A$
 $P_{\text{SHORT}} = b/12 \cdot (V_{DD} - 2 \cdot V_T)^3 \cdot f \cdot A \cdot t$
 $P_{\text{LEAK}} = V_{DD} \cdot (I_{\text{SUB}} + I_{\text{GATE}} + I_{\text{JUNCTION}} + I_{\text{GIDL}})$
 If utilization < ~80%, drop V_T , f .
 If utilization > ~80%, increase V_T , f .
 $I_{\text{subthreshold}} = A_3 W/L V_T^2 (1 - \exp(-V_{DS}/V_T)) \cdot \exp((V_{GS} - V_{th})/n V_T)$
 温度越高, 越明显.






UART (2条线) (中低速)
 ① Asynchronous ② half/full-duplex ③ data按Frame
 ④ Controller target 须要有统一的收发频率: baud rates
 ▶ UART frames consist of:
 - Start / stop bits
 - Data bits
 - Parity bit (optional)
 idle start data bits (LSB First) parity idle
 1 1 0 0 1 0 1 0
 ↑ mark ↑ space
 parity bit 的分类:
 ① Even parity: 若"1"是even个, 则是0.
 ② odd parity: 若"1"是odd个, 则是0. **I²C** (2条线)

① ADC值 ↔ Voltage.
 $N_{\text{ADC}} = 4095 \times \frac{V_{in} - V_{r-}}{V_{r+} - V_{r-}}$
 $V_{in} = N_{\text{ADC}} \times \frac{V_{r+} - V_{r-}}{4095}$
 ② Aliasing 的定义: Sample frequency << original frequency
 导致采样结果不真实低频.
 解决方法: low-pass filter



① Synchronous ② half-duplex ③ 先传地址后传value
 SDA和SCL变化的相对位置关系.
 时变化.
 ① start或stop时SDA会在SCL高时变化.
 ② 剩下只在SCL低的时候变化.
 ③ 不在raising/falling edge变化.



① Range 大小 → clipping **ADC & DAC**
 ② Resolution: 能用多少 discrete value 来标 a range of analog value. Eg. 12 bit ADC 就是4096.
 ③ step-size = Range / Resolution
 ④ Quantization Error: step-size / 2 = Range / 2 × resolution
 ⑤ Shannon-Nyquist
 $f_{\text{sample}} > 2 f_{\text{max}}$
 ⑥ Compressed Sensing:
 有时我们也可使用似于shannon的frequency采样, 前提是了解predictable properties of signal

① ADC值 ↔ Voltage.
 $N_{\text{ADC}} = 4095 \times \frac{V_{in} - V_{r-}}{V_{r+} - V_{r-}}$
 $V_{in} = N_{\text{ADC}} \times \frac{V_{r+} - V_{r-}}{4095}$

INL有两种测量方法:
 ① Endpoint Method.
 ② Best fit Method.
 法回保证一定比DNL Error小.

pull up resistors 大会影响什么
 ① R↑: ↑pull up line的时间, 限制了bus的计算速度 但带来了power
 pull up时间: bus capacitance 和 pull up resistor 有关

PCB

- ① Traces: 连接的细线
- ② Vias: 用于连接不同层的小孔
 - ↳ Through-hole vias
 - ↳ Buried vias
 - ↳ Blind vias

③ Silk Screen: 用于标记的导线

④ Solderpad: 留出用于 Solder 元件的空位

Prototyping

options

① Breadboard 优点: 快, 简单. • sheath: 火药枪外套, 使用前查看.

缺点: • low-frequency $\leq 1\text{MHz}$ (寄生效应)

• Nasty parasitics

• Sal ammoniac: 用于去除电路铁前端氧化. • Rosin can etch iron

• 使用 sponge (海绵) scrubber (刷子) tinning black 用于去除 iron 表面 solder

在 traces 和 leads 上的 deposits 会影响 capillary action (毛细作用)

• Iron 要 preheat traces, leads 使得 solder wick into junction

• 希望得到的最终形状: Spines. ② Wire wrap

noise 产生的原因

① Capacitive Coupling: 产生的原因有

• 将两个 wire 距离很近的并排放置.

• 将低压信号和高压信号放置过近

有时我们也需要利用 Capacitive Coupling

可在 Radio Frequency circuit 中更高效.

② Motors & Solenoids & mechanical relays

解决方法: ① 将 noise 和 Computer 相隔隔.

② 使用 independent power supplies

③ Opto-isolators.

Design Process

1. Create Schematic
2. Place Parts
3. Board Design
4. Generate Files

Soldering

• desoldering 的工具: solder sucker / wick (带状金属)

(水对脂) (腐蚀)

希望得到的最终形状: Spines. ② Wire wrap

memory

导线的种类:

Coaxial Cables: 有很强 interference resistance

outer jacket / braid shield / foil shield / dielectric /

center conductor

Twisted pair: 有很强 noise resistance. 因为其相互缠绕的结构抵消了 magnetic field 所带来的影响



ESD: Electrostatic discharge.

① High potential difference 会增加 momentary current locations


② 会破坏 gate oxide 并 erase non-volatile memory

会引起 consistent faults. (不常见 intermittent fault)

FGMOS




检测 FGMOS 存储器的原理:




Program 其变为 0.

Program 其变为 1.



SPI (四条线) ① faster


① Synchronize ② full-duplex



① Clock can idle low / idle high

② Data 可以在 rising / falling 被

Sample: CPHA (clock phase)



SPI modes

