<u>Poll:</u> Anything positive about your weekend you'd like to share?

EECS 370 - Lecture 4

ARM

byte be like





Announcements

- HW 1
 - Posted on website, due Mon 9/25
- P1a
 - Due Thu 9/14
- Labs
 - Lab 2 starts tomorrow (attendance required)
 - Groups sent out tonight
- OH
 - Schedule in full swing



Resources


- Many resources on 370 website
 - https://eecs370.github.io/#resources
 - ARMv8 references
- Async discussion recordings

Arithmetic Operations					Name and Address of the Control	70: GREEN CAR	STATE OF STREET	
add & set flags add immediate ADD Xd, Xn, Yn, Xn	Arithmetic Operations		A	ssembly co	de	Semantics	;	Comments
add set flags add immediate ADN Xd, Xn, Van Xn, Vanum12 X5 = X2 + 819 0 2 12 bit unsigned ≤4095 add immediate ADN Xd, Xn, Fuirm12 X5 = X2 + 819 0 2 12 bit unsigned ≤4095 add immediate ADNS Xd, Xn, Fuirm12 X5 = X2 + 819 0 2 12 bit unsigned ≤4095 add immediate SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate SUBI Xd, Xn, Fuirm12 X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Fuirm12 X5 = X2 - X7 resister-to-resister subtract immediate & set flags subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags subtract i	add	ADD	Yd	Yn	Ym	Y5 - Y2 + Y7	,	ranjetar to ranjetar
Add immediate ADDI Xd, Xn, Fuirm12 XS = X2 + #19 0 st 12 bit unsigned ≤ 4095								
Add March ADDIS Xd, Xn, Fuirmul X5 x2 x1 x5 x2 x7 x1 x5 x2 x7 x5 x2 x7 x5 x5 x5 x5 x5 x5 x5								
Subtract (see Flags SUB Xd, Xn, Xm X5 = X2 - X7 flags NZVC								
Subtract immediate SuBl Xd,	subtract	SUB	Xd,	Xn.	Xm	X5 = X2 - X7		register-to-register
Data Transfer Operations	subtract & set flags	SUBS	Xd,	Xn,	Xm	X5 = X2 - X7		flags NZVC
Data Transfer Operations	subtract immediate	SUBI	Xd,	Xn,	#uimm12	X5 = X2 - #20		0 ≤ 12 bit unsigned ≤ 4095
LDUR Xt.	subtract immediate & set flags	SUBIS	Xd,	Xn,	Xm	X5 = X2 - #20		flags NZVC
LDUR Xt.	Data Transfer Operations	Ac	combly co	nde		Computies	Com	nmants
Louis grand word Louis Xi, Xi, #simmo X2 = M(N6, #18) word load to lower 32b. Xi from Xn + #simmo; sign extend upper 32b load byte Louis Xi, Xi, #simmo X2 = M(N6, #18) byte load to least 8b Xi from Xn + #simmo; sign extend upper 48b load byte Louis Xi, Xi, #simmo X2 = M(N6, #18) byte load to least 8b Xi from Xn + #simmo zero extend upper 48b load byte Xi, Xi, #simmo M(XS, #12) = X4 double word store from Xi to Xn + #simmo zero extend upper 56b store recisier Xii, Xii, #simmo M(XS, #12) = X4 word door from lower 12b of Xi to Xn + #simmo zero extend upper 32b load to least 8b Xi from Xn + #simmo zero extend upper 56b xii								
Lour								
Loud bye LDURB Xt, Xn, #simm9 X2 = MIX6, #18 byte load to least 8b Xf from Xn + #simm9 zero extend upper 56b store recisier STUR Xt, Xn, #simm9 MIX5, #12 = X4 double word store from Nt to Xn + #simm9 zero extend upper 56b store had store had from the store had aduble word store from lower 32b of Xt to Xn + #simm9 MIX5, #12 = X4 word store from lower 32b of Xt to Xn + #simm9 MIX5, #12 = X4 word store from lower 32b of Xt to Xn + #simm9 MIX5, #12 = X4 word store from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 byte load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word store from lower 32b of Xt to Xn + #simm9 MIX5, #12 = X4 word store from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lower 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lover 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lover 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lover 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from lover 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from love 12b of Xt to Xn + #simm9 MIX5, #12 = X4 word load from love 12b of Xt to								
store recisiver store word \$TURW Xt. Xn. #simm9 M XS. #12 = X4 word store from Xt to Xn. # #simm9 store buf word \$TURW Xt. Xn. #simm9 M XS. #12 = X4 word store from lower 32b of Xt to Xn. # #simm9 store buf with Xt. Xn. #simm9 M XS. #12 = X4 word from lower 16b of Xt to Xn. # #simm9 store byte offset ### MOVZ Xd. #uimm16, LSL N								
Struck word Struck Stru								
store half word store byte STURB Xt,								
### STURB XL								
## ## ## ## ## ## ## ## ## ## ## ## ##								
first (N = 0)/second (N = 16)/third (N = 32)/fourth (N = 48)								
first (N = 0)/second (N = 16)/third (N = 32)/fourth (N = 48)								
Third (N = 32)/fourth (N = 48) 16b slot of Xd, without changing the other values (X's)	move wide with zero	MOVZ	Xd,	#uimm16,	LSL N	X9 = 00N00	first (N	N = 0/second (N = 16)/third (N = 32)/fourth (N = 48)
Logical Operations Assembly code Semantics Using C operations of & ^ < < > >	move wide with keep	MOVK	Xd,	#uimm16,	LSL N	X9 = xxNxx		
and mmediate AND Xd, Xn, Xm X5 = X2 & X7 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, Xm X5 = X2 & #19 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 *77 bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095 logical shift left by a constant ≤ 63 with right by	register aliases		X28 = SF	P; X29 = FP; X3	0 = LR; X31 = .	XZR		
and mmediate AND Xd, Xn, Xm X5 = X2 & X7 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, Xm X5 = X2 & #19 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 *77 bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095 logical shift left by a constant ≤ 63 with right by	Logical Operations	Accomb	ly code			Semantic	ce	Using Congrations of & ^ < < >>
and immediate $ANDI Xd$, Xn , #uimm12 $XS = X2 \& \#19$ bit-wise AND with $0 \le 12$ bit unsigned ≤ 4095 inclusive or $ORR Xd$, Xn , Xm $XS = X2 \mid X7$ bit-wise OR inclusive or immediate $ORRI Xd$, Xn , Xm $XS = X2 \mid \#11$ bit-wise OR with $0 \le 12$ bit unsigned ≤ 4095 exclusive or immediate $ORRI Xd$,				37	**			
inclusive or ORR Xd , Xn , Xn Xn Xn Xn Xn Xn Xn Xn								
inclusive or immediate ORRI Xd. Xn. #uimm12 X5 = X2 #11 bit wise OR with $0 \le 12$ bit unsigned ≤ 4095 exclusive or EOR Xd. Xn. Xn X5 = X2 $^{\circ}$ X7 bit-wise EOR with $0 \le 12$ bit unsigned ≤ 4095 logical shift left LSL Xd. Xn. #uimm12 X5 = X2 $^{\circ}$ X7 bit-wise EOR with $0 \le 12$ bit unsigned ≤ 4095 logical shift right LSR Xd. Xn. #uimm6 X1 = X2 $< *10$ shift left by a constant ≤ 63 logical shift right by a Constant ≤ 63 shift right by a constant ≤ 63 logical shift right by a Constant ≤ 63 shift right by a Constant ≤ 63 logical shift right by a								
exclusive or EOR Xd , Xn , Xn $XS = X2^*X7$ bit-wise EOR Xd , Xn , Xn Xn , Xn $XS = X2^*857$ bit-wise EOR with $0 \le 12$ bit unsigned ≤ 4095 logical shift left S								
exclusive or immediate EOR Xd, Xn, #uinm12 X5 = $X2^{\circ}$ #57 bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095 logical shift left LSL Xd, Xn, #uinm6 X1 = $X2 < < \#10$ shift left by a constant ≤ 63 logical shift right by a constant ≤ 63 shift left by								
logical shift right LSR Xd, Xn, #uimm6 X5 = X3 >> #20 shift right by a constant \le 63 Unconditional branches Assembly code Semantics Also known as Jumps								
LSR Xd, Xn, #uimm6 X5 = X3 >> #20 shift right by a constant \leq 63								
branch B #simm26 goto PC + #1200 PC relative branch PC + 26b offset; -2°25 ≤ #simm26 branch to register BR Xt target in Xt Xt contains a full 64b address branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset;	logical shift right	LSR	Xd,	Xn.	#uimm6	X5 = X3 > 3	> #20	
branch B #simm26 goto PC + #1200 PC relative branch PC + 26b offset; -2°25 ≤ #simm26 branch to register BR Xt tarset in Xt Xt contains a full 64b address branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset;	Unacaditional branches	Accom	blu anda		Comon	tina	Also Iron	our as Iumas
branch to register BR Xt tarset in Xt Xt contains a full 64b address branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; 6 million instructions; 6						ues	PC relative b	oranch PC + 26b offset; -2^25 ≤ #simm26
branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; 16 million instructions;	boomb as assistant	nn	V.	to annual for	. V.			
16 million instructions;						111000		
	Oranga with mix	DL.	#SHIIII20	230 -	10 + 4, 10 + #	11000	16 million in	structions;



Important Data

COOKIES V BROWNIES





Instruction Set Architecture (ISA) Design Lectures

- Lecture 2: ISA storage types, binary and addressing modes
- Lecture 3: LC2K
- Lecture 4: ARM
- Lecture 5 : Converting C to assembly basic blocks
- Lecture 6 : Converting C to assembly functions
- Lecture 7: Translation software; libraries, memory layout




Agenda

- ARM overview and basic instructions
- Memory instructions
 - Handling multiple data widths
- Sample Problems



ARMv8 ISA

- LC2K is intended to be an extremely barebones ISA
 - "Bare minimum"
 - Easy to design hardware for, really annoying to program on (as you'll see in P1m)
 - Invented for our projects, not used anywhere in practice
- ARM (specifically v8) is a much more powerful ISA
 - Used heavily in practice (most smartphones, some laptops & supercomputers)
 - Subset (LEG) is focus of hw and lecture





ISA Types

Reduced Instruction Set Computing (RISC)

- Fewer, simpler instructions
- Encoding of instructions are usually the same size
- Simpler hardware
- Program is larger, more tedious to write by hand
- E.g. LC2K, RISC-V, ARM (kinda)
- More popular now

Complex Instruction Set Computing (CISC)

- More, complex instructions
- Encoding of instructions are different sizes
- More complex hardware
- Short, expressive programs, easier to write by hand
- E.g. x86
- Less popular now



ARM vs LC2K at a Glance

	LC2K	LEG
# registers	8	32
Register width	32 bits	64 bits
Memory size	2 ¹⁸ bytes	2 ⁶⁴ bytes
# instructions	8	40-ish
Addressability	Word	Byte

We'll discuss what this means in a bit



ARM Instruction Set—LEGv8 subset

- The main types of instructions fall into the familiar classes we saw with LC2K:
 - 1. Arithmetic
 - Add, subtract, (multiply not in LEGv8)
 - 2. Data transfer
 - Loads and stores—LDUR (load unscaled register), STUR, etc.
 - 3. Logical
 - AND, ORR, EOR, etc.
 - Logical shifts, LSL, LSR
 - 4. Conditional branch
 - CBZ, CBNZ, B.cond
 - 5. Unconditional branch (jumps)
 - B, BR, BL





LEGv8 Arithmetic Instructions

- Format: three operand fields
 - Dest. register usually the **first one** check instruction format
 - ADD X3, X4, X7 // X3 = X4 + X7
 - LC2K generally has the destination on the right!!!!

• C-code example: f = (g + h) - (i + j)

X1	→t0
X2	→ †1



ARM/SA

LEGv8 R-instruction Encoding

- Register-to-register operations
- Consider ADD X3, X4, X7
 - R[Rd] = R[Rn] + R[Rm]
 - Rd = X3, Rn = X4, Rm = X7
- Rm = second register operand
- shamt = shift amount
 - not used in LEG for ADD/SUB and set to 0
- Rn = first register operand
- Rd = destination register

The order of the destination Register we encode

• ADD opcode is 10001011000, what are the other fields? is not the same as we write

	opcode	Rm	shamt	Rn	Rd	
J	11 bits	5 bits	6 bits	5 bits	5 bits	





I-instruction Encoding

- Format: second source operand can be a register or immediate—a constant in the instruction itself
- e.g., ADD X3, X4, #10 //although we write "ADD", this is "ADDI"
- Format: 12 bits for immediate constants 0-4095

opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

- non-negative number

 (since we can convert plus negative to minus positive)

 Don't need negative constants because we have SUBI
- C-code example: f = g + 10

ADDI X7, X5, #10

C-code example: f = g - 10

SUBI X7, X5, #10



ARMISA

LEGv8 Logical Instructions

- Logical operations are bit-wise
- For example assume
- AND and OR correspond to C operators & and
- For immediate fields the 12 bit constant is padded with zeros to the left—zero extended

Category I	nstructionExample			Meaning	Comments
	and	AND	X1, X2, X3	X1 = X2 & X3	Three reg. operands; bit-by-bit AND
	inclusive or	ORR	X1, X2, X3	X1 = X2 X3	Three reg. operands; bit-by-bit OR
	exclusive or	EOR	X1, X2, X3	X1 = X2 ^ X3	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI	X1, X2, 20	X1 = X2 & 20	Bit-by-bit AND reg. with constant
Logical	inclusive or immediate	ORRI	X1, X2, 20	X1 = X2 20	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI	X1, X2, 20	X1 = X2 ^ 20	Bit-by-bit XOR reg. with constant
	logical shift left	LSL	X1, X2, 10	X1 = X2 << 10	Shift left by constant
<u> </u>	logical shift right	LSR	X1, X2, 10	X1 = X2 >> 10	Shift right by constant



LEGv8 Shift Logical Instructions

```
• LSR X6, X23, #2
```

- C equivalent
 - X6 = X23 >> 2;

left

- LSL X6, X23, #2
 - What register gets modified?
 - What does it contain after executing the LSL instruction?

<u>Poll:</u> Why is shifting so valuable?

- a) Makes multiplying easier
- b) Allows quicker 2s-complement conversions
- Allows for more complex branching behavior
- d) It's always a good time to get shifty

In shift operations Rm is always 0—shamt is 6 bit unsigned

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits



Pseudo Instructions

 Instructions that use a shorthand "mnemonic" that expands to preexisting assembly instruction

- Example:
 - MOV X12, X2 // the contents of X2 copied to X12—X2 unchanged
- This gets expanded to:
- What alternatives could we use instead of ORR?





Class Problem #1

 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64bit integer variable



Assume the variable is in X1

x = x & 0x3F

$$x_1 \gg 10$$

$$mask = 0x3F$$

$$x = x \gg 10$$

$$\frac{Q}{1} = \frac{1}{1} = \frac{1}{1} = \frac{1}{1}$$

$$\frac{1}{1} = \frac{1}{1} = \frac{1}{1$$

AND X2 #x37 Want these bits

Poll: Which operations did you use (select all)?

- a) and
- b) or
- c) add
- d) left shift
- e) right shift

Agenda

- ARM overview and basic instructions
- Memory instructions
 - Handling multiple data widths
- Sample Problems



Word vs Byte Addressing

- A word is a collection of bytes
 - Exact size depends on architecture
 - in LC2K and ARM, 4 bytes
 - **Double word** is 8 bytes
- LC2K is word addressable
 - Each address refers to a particular word in memory
 - Wanna move forward one int? Increment address by one

• Wanna move forward one char? Uhhh...
32 bit address, if it's byte addressable system



- 2 32 & 4 billion address i have 4 gigabytes, but if its word addressable system.

 ARM (and most modern ISAs) is byte addressable its 16 giga bytes, since
 - Each address refers to a particular byte in memory word = 4 bytes.
 - Wanna move forward one int? Increment address by four
 - Wanna move forward one char? Increment address by one





LEGv8 Memory Instructions

- Like LC2K, employs base + displacement addressing mode
 - Base is a register
 - Displacement is 9-bit immediate ±256 bytes—sign extended to 64 bits
- Unlike LC2K (which always transfers 4 bytes), we have several options in LEGv8

		_		·
Category I	nstructionExample	> unscaled	Meaning	Comments
	load register	LDUR X1, [X2,40]	X1 = Memory[X2 + 40]	Doubleword from memory to
	Loc	R: register		register
	store register	STUR X1, [X2,40]	Memory[X2 + 40] = X1	Doubleword from register to
	St	pre "		memory
	load signed word	LDURSW X1,[X2,40]	X1 = Memory[X2 + 40]	Word from memory to register
	store word	STURW X1, [X2,40]	Memory[X2 + 40] = X1	Word from register to memory
	load half	LDURH X1, [X2,40]	X1 = Memory[X2 + 40]	Halfword memory to register
	store half	STURH X1, [X2,40]	Memory[X2 + 40] = X1	Halfword register to memory
	load byte	LDURB X1, [X2,40]	X1 = Memory[X2 + 40]	Byte from memory to register
	store byte	STURB X1, [X2,40]	Memory[X2 + 40] = X1	Byte from register to memory
	move wide with zero	MOVZ X1,20, LSL 0	$X1 = 20 \text{ or } 20 \times 2^{16} \text{ or } 20$ $\times 2^{32} \text{ or } 20 \times 2^{48}$	Loads 16-bit constant, rest zeros
	move wide with keep	MOVK X1,20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20$ * $2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest unchanged





D-Instruction fields

- Data transfer
- opcode and op2 define data transfer operation
- address is the ±256 bytes displacement
- Rn is the base register
- Rt is the destination (loads) or source (stores)
- More complicated modes are available in full ARMv8

opcode	address	op2	Rn	Rt
11 bits	9 bits	2 bits	5 bits	5 bits

Look over formatting on your own



Agenda

- ARM overview and basic instructions
- Memory instructions
 - Handling multiple data widths
- Sample Problems






LEGv8 Memory Instructions

- Registers are 64 bits wide
- But sometimes we want to deal with non-64-bit entities
 - E.g. ints (32 bits), chars (8 bits)
- When we load smaller elements from memory, what do we set the other bits to?



Option B: sign extend



We'll need different instructions for different options









Load Instruction Sizes

How much data is retrieved from memory at the given address?

Desired amount of data to transfer?	Operation	Unused bits in register?	Example
64-bits (double word or whole register) 2 bytes	LDUR (Load unscaled to register)	N/A	0xFEDC_BA98_7654_3210
16-bits (half-word) into lower bits of reg	LDURH	Set to zero	0x <u>0000_0000_0000</u> _ 3210
8-bits (byte) into lower bits of reg	LDURB signed word	Set to zero	0x <u>0000_0000_0000</u> 10
32-bits (word) into lower bits of reg	LDURŞW (load signed word)	Sign extend (0 or 1 based on most significant bit of transferred word)	0x0000_0000_ 7 654_3210 or 0xFFFF_FFFF_ F 654_3210 (depends on bit 31)





Load Instruction in Action

```
struct {
                                                           4x 25 = 100.
 int arr[25];
 unsigned char c;
                                          LDURB X3, [X4, #100]
} my struct;
                                                           int = 4 bytes.
int func() {
 my struct.c++;
 // load value from mem into reg
 // then increment it
                                                                                   10
                                                                                        2600
  X3
                 10
                               Calculate address:
                               2500 + 100 = 2600
  X4
              2500
```



Load Instruction in Action – other example

```
int my big number = -534159618; // 0xE0295EFE in 2's complement
int inc number() {
  my big number++;
                                             LDURSW X3, [X4, #0]
  // load value from mem into reg
  // then increment it
};
                         Sign extend (0xE0295EFE) to
                         64 bits → 0x FFFFFFE0295EFE
                                                                     FE
                                                                           2604
 X3
                                                                     5E
                                                                           2605
      FFFF...5EFE
                         Calculate address:
                         2604 + 0 = 2604
                                                                     29
                                                                           2606
 X4
           2604
                                    Starting address
                                                                     E0
                                                                           2607
          Need to sign extend,
       otherwise final register value
```

26

will be positive!!!


But wait...

```
int my_big_number = -534159618; // 0xE0295EFE in 2's complement

• If I want to store this number in memory... should it be stored like this?

FE 2604
2605
29 2606
E0 2607
```


• ... or like this?





Big Endian vs. Little Endian

- Endian-ness: ordering of bytes within a word
 - Little Bigger address holds more significant bits
 - Big –Opposite, smaller address hold more significant bits
 - The Internet is big endian, x86 is little endian, LEG and ARMv8 can switch
 - But in general assume little endian. (Figures from Wikipedia)





Store Instructions

• Store instructions are simpler—there is no sign/zero extension to consider (do you see why?)

Desired amount of data to transfer?	Operation	Example
64-bits (double word or whole register)	STUR (Store unscaled register)	0xFEDC_BA98_7654_3210
16-bits (half-word) from lower bits of reg	STURH	0x0000_0000_0000_ <mark>3210</mark>
8-bits (byte) from lower bits of reg	STURB	0x0000_0000_0000_00 <mark>10</mark>
32-bits (word) from lower bits of reg	STURW	0xFFFF_FFFF_ F 654_3210



Agenda

- ARM overview and basic instructions
- Memory instructions
 - Handling multiple data widths
- Sample Problems





What is the final state of memory once you execute the following

instruction sequence? (assume X5 has the value of 0)

X4, [X5, #100]
X3, [X5, #102]
X3, [X5, #100]
X4, [X5, #102]

register file


<u>Poll:</u> Final contents of registers?

a) 0x11..FF: 0xE5..02

b) 0x00..FF: 0x02..E5

c) 0x11..FF: 0x02..E5

d) 0x00..FF: 0xE5..02





Ot100=100 LDUR -> 8 bits.

What is the final state of memory once you execute the following

instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STU <u>R</u>	X3, [X5, #100]
STURB	X4, [X5, #102]
الرد	


<u>Poll:</u> Final contents of registers?

a) 0x11..FF: 0xE5..02

b) 0x00..FF: 0x02..E5

c) 0x11..FF: 0x02..E5

d) 0x00..FF: 0xE5..02





What is the final state of memory once you execute the following

instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

	register file
X3	
X4	0xE5FF06C205FF0302

little e I	ndiar J
0x02	100
0x03	101
0xFF	102
0x05	103
0xC2	104
0x06	105
0xFF	106
0xE5	107





What is the final state of memory once you execute the following

instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

·	register file
Х3	0x000000000000FF
X4	0xE5FF06C205FF0302

Howing	
little e	ndiar
0x02	100
0x03	101
OxFF	102
0x05	103
0xC2	104
0x06	105
OxFF	106
0xE5	107





What is the final state of memory once you execute the following

instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

•	register file
X3	0x000000000000FF
	0xE5FF06C205FF0302

little e	o ndiar J
OxFF	100
0x00	101
0x00	102
0x00	103
0x00	104
0x00	105
0x00	106
0x00	107





What is the final state of memory once you execute the following

instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

	register file	
(3	0x000000000000FF	
1	0xE5FF06C205FF0302	

little e	o ndiar I
0xFF	100
0x00	101
0x02	102
0x00	103
0x00	104
0x00	105
0x00	106
0x00	107






What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB STURB	X3, [X5, #102]
	X3, [X5, #103]
LDURSW	X4, [X5, #100]
LDURSW	X4, [X5, #100]

We shown the registers as blank. What do they actually contain before we run the snippet of code?



(each location is 1 byte)

little endian I		
0x02	100←	
0x03	101	
0xFF	102	
0x05{{/	-103 <i><</i>	
0xC2	104	
0x06	105	
0xFF	106	
0xE5	107	





What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STURB	X3, [X5, #103]
LDURSW	X4, [X5, #100]

	register file
Х3	
X4	0xE5FF06C205FF0302
•	

little er	ndian I
0x02	100
0x03	101
OxFF	102
0x05	103
0xC2	104
0x06	105
OxFF	106
0xE5	107





What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STURB	X3, [X5, #103]
LDURSW	X4, [X5, #100]

_	register file
Х3	0x000000000000FF
X4	0xE5FF06C205FF0302

little er	ndian
0x02	100
0x03	101
0xFF	102
0x05	103
0xC2	104
0x06	105
0xFF	106
0xE5	107





What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STURB	X3, [X5, #103]
LDURSW	X4, [X5, #100]

_	register file
	0x000000000000FF
X4	0xE5FF06C205FF0302

little endian		
0x02	100	
0x03	101	
0xFF	102	
OxFF	103	
0xC2	104	
0x06	105	
OxFF	106	
0xE5	107	





What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STURB	X3, [X5, #103]
LDURSW	X4, [X5, #100]

	register file
Х3	0x000000000000FF
X4	0xFFFFFFFFFF0302

little endian		
0x02	100	
0x03	101	
OxFF	102	
OxFF	103	
0xC2	104	
0x06	105	
OxFF	106	
0xE5	107	



Next Time

- More examples on doing stuff in ARM assembly
 - Like if/else, while loops, etc