



UM EECS 270 F22

Introduction to Logic Design

9. Latches & Flip-Flops

- **Combinational Circuits:** Output is a function of only the *current* inputs
 - So far, we've been looking at combinational circuits
- **Sequential Circuits:** Output is a function of both the *current and previous* inputs
 - Example: Pull light switch



$\text{pull} = 1 \rightarrow$ switch light from off to on or on to off

0

Result of pull = 1 depends on whether the light is currently on or off, which in turn depends on the entire history of “pulls”

output : input + state of the circuit

$$\text{light_next} = f(\text{pull}, \text{light_current})$$

$$\text{pull} = 0 \rightarrow \text{light_next} = \text{light_current}$$

$$\text{pull} = 1 \rightarrow \text{light_next} = \overline{\text{light_current}}$$

light_current is called the **state** of the circuit. Note that it is actually the state that is dependent on all previous inputs

it is a mathematical model that can
describe logical circuits

Finite State Machines (aka Finite Transition Systems)

- Mathematical model of *sequential* behavior
- Applications: hardware, software, protocols, etc.
- Specified by two functions:


the value of x in the next time is a function of state now, input now.
state input

$$\text{Next State: } X^+ = f(X, Y)$$

$$\text{Output: } Z = g(X) \text{ or } g(X, Y)$$

where

- X and X^+ are current and next *state* variables
- Y are *input* variables
- Z are *output* variables
- A *state* is a complete assignment to (valuation of) the state variables X
- Next State function specifies the *transitions* between states
- Output function specifies the *observable* outputs of the state machine



That's a mathematical concept of finite transition system or a finite state machine

Finite State Machine (FSM) Example

In this example, we only have one state variable x .

$x \in [0,9]$
 $y \in [1,2]$
 $x^+ = (x > y)?x - y:y$

State Transition Equation

state variable
 $x \in [0,9]$
 input
 $y \in [1,2]$

$$x^+ = (x > y)?x - y:y$$

x	y	
	1	2
0	1	2
1	1	2
2	1	2
3	2	1
4	3	2
5	4	3
6	5	4
7	6	5
8	7	6
9	8	7


x	y	
	1	2
0	1	2
1	1	2
2	1	2
3		1
4		2
5	4	3
6	5	4
7	6	5
8	7	6
9	8	7

x^+


State Transition Table

$$x^+ = (x > y)?(x-y):y$$

red arrow: $y = 1$, blue arrow: $y = 2$





High-Level Structure of Sequential Circuits




*First we'll cover the building blocks
of sequential logic design...*




Is the World Really Digital?



我们称其为 switch device 的原因是：(ideal 的)
当 v_{in} 小于 0.5 时， v_{out} 一直是 0。
而当 v_{in} 超过 0.5 到 2.5~5 时， v_{out} 瞬间
变成 1。



Basic Memory Cell: Feedback





Bistable Element

- what i need to do with a memory element

I need to change the value on demand.

if for input → I might make it go to "0"

I might make it goes "1"




fixed memory element fails if → right at 1

right at 0
keep it under started



- this circuit has input. How I can get input

Next page has answer: change inverter to


"or" gate.



SR (Set-Reset) Latch



"1" is a control value for "on" & "off"
 Input "0" to "1" reset the latch to be "0" and "1".
 这种情况出现的原因是 feedback:
 从 $R \rightarrow 1$, 使得 $Q \rightarrow 0$, 然后需要等到 Q 上的值从 feedback loop 中转回来, 然后使得 $QB \rightarrow 1$ 之后我们就有办法 remove R .
 比如 - T push, 让 R 是 1 一段时间.
 How long?: the delay of both gate.
 然后 feedback action 完成
 不管前是啥, 现在是 "0" 及 "1"




two "nor" gate in a loop
 是我们所讲的: set/reset latch

		independent		Function
S	R	Q^+ next value of Q	QB^+ next value of QB	
0	0	Q	QB	Hold
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Invalid


都受外层 input 是影响

我们要表达三种 action
 我们需要 2 bits 的信息: S 和 R


Cross-Coupled NOR Gates



SR Latch Timing




S	R	Q^+	QB^+	Function
0	0	Q	QB	Hold
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Invalid




Metastability


- SR Latch behavior is sensitive to S (or R) pulselength



S pulse width is long enough: OK




S pulse width is too short:
no change registered!



S pulse width is *almost* long enough: **metastability!**

- A **metastable** state is one in which Q and QB reach an unstable equilibrium voltage *that is neither 0 or 1*
 - The voltages will eventually and non-deterministically return to 0 or 1
- Therefore, latch manufacturers specify a *minimum pulse width* on the inputs that must be satisfied for the device to properly change state
 - Transitioning from the SR = 11 state to the SR = 00 state may also cause metastability






ModelSim Demo


Latch Timing / Metastability

D (Data or Delay) Latch



D	Q^+	QB^+	Function
0	0	1	Reset
1	1	0	Set

$Q^+ = D$





the state will change each time per cycle



Latch Names and Symbols

set reset latch.

SR Latch








D Latch



D 是来 set 或 reset 整个系统
而 C 是控制 D 是否传入的。

(Positive) Level Sensitive
D Latch






In-Class Exercise



Complete the truth table for the SR-like latch below.
What are appropriate names for X and Y?



X	Y	Q^+	QB^+
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Q	QB


$X \rightarrow S_L ; Y \rightarrow R_L$

D Latch Initialization



Usually some signal called an initialization signal or reset signal.

make everything go to "0"




How to reset clock D latch.

同步来源 (异步)

Asynchronous Reset
(Initialize to 0)

It overrides the clock (don't depend on clock).



Synchronous Reset
(Initialize to 0)


synchronous with the clock.

- When clock is zero, it holding the value.
- When clock is high, D can change, when D changes Q^+ would change

Edge-Triggered D Flip-flop


When C is high, then if D change multiple times, then Q^+ will also change multiple times. ← This is not what we want! (We don't want the state to change multiple times per cycle.)

- Want a device that will sample its inputs only once per clock cycle




D	CLK	Q^+	QB^+
0	↓	0	1
1	↓	1	0
X	0	Last Q	Last QB
X	1	Last Q	Last QB

doesn't depend on




Indicates edge-triggered behavior
the difference between latch and flip flop is
• Latch is level sensitive
• flip flop is edge sensitive.





"Double-door" analogy


Edge-Triggered D Flip-flop





- Want a device that will sample its inputs *only once per clock cycle*



Indicates edge-triggered behavior



"Double-door"
analogy




Variations on the D Flip-Flop



- **Asynchronous inputs** force a flip-flop to a specified state when asserted, *independent of the clock signal*
 - **Asynchronous preset**: sets the output of the flip-flop to 1 *independent of the clock*
 - **Asynchronous reset**: resets the output of the flip-flop to 0 *independent of the clock*


D Flip-Flop with Asynchronous Reset & Preset




D Latch Application



- Pull light switch revisited - how to implement using a D latch?




- Problems with this implementation?
 - What if pull is held high while the latch is transparent??




*We've made a
strobe light!*


- Pull light switch revisited: D flip-flop implementation



*This device is known as a **toggle flip-flop***

- Only one light toggle per clock cycle!





ModelSim Demo

Latch vs FF Timing

Pull Light Switch