# EECS 270: Intro to Logic Design Midterm Exam 2

Prof. Karem A Sakallah

Monday March 30, 2020 6:00-8:00 p.m.

#### A - K: 1013 DOW $\parallel$ L - R: 1014 DOW $\parallel$ S - Z: 1005 DOW

Name:
UMID:
Honor Pledge: "I have neither given nor received aid on this exam, nor have I concealed any violation of the Honor Code."
Signature:

#### **Instructions:**


- The exam is closed book except for two 8.5"x11" sheets of notes. No electronics of any kind may be used.
- Print your name and student ID number and sign the honor pledge.
- The exam consists of 6 problems with the point distribution indicated here. Please keep this in mind as you work through the exam. Use your time wisely.
- There are 13 sheets in this exam. Make sure that you have all 13 sheets and notify an instructor if you do not.

1.	/20
2.	- /20
3.	
4.	/10
5.	
6.	/10
Total:	/100

### 1 [Weird Latches-20 points]

#### a. [7 points]

[6 Points] Complete the function table for this proposed latch.




X	$Y \mid Q^+$	$QB^+$   Function	
0	0		
0	1		
1	0		
1	1		

- [0.5 Points] Is this a valid latch?
- [0.5 Points] If not valid, why not?

#### b. **[7 points]**


[6 Points] Complete the function table for this proposed latch.



	X	$Y \mid Q^+$	$QB^+$   Function
	0	0	
,	0	1	
	1	0	
	1	1	

- [0.5 Points] Is this a valid latch?
- [0.5 Points] If not valid, why not?


c. **[6 points]** Circuits 1, 2, and 3 below are proposed as possible implementations of a D latch. Which of the following statements is true?



- (a) Only one of the circuits is a D latch.
- (b) Only circuits 1 and 2 are D latches.
- (c) Only circuits 2 and 3 are D latches.
- (d) Only circuits 1 and 3 are D latches.
- (e) All three circuits are D latches.


#### 2 [Timing Analysis–20 points]

a. [4 points] Consider the positive level-sensitive D latch shown below along with the given waveforms for its C and D inputs. Which of the following choices is the correct response at the output Q? You may ignore propagation delays.






b. [4 points] Consider the back-to-back negative edge-triggered flip-flop and positive levelsensitive latch shown here as a single flip-flop. Let  $C \uparrow$  and  $C \downarrow$  denote, respectively, the rising and falling edges of the clock input C. Let S and H denotes the setup and hold constraints. Which of the following statements is true?



- (a) S and H must be checked against  $C \uparrow$ ; Q changes shortly after  $C \uparrow$ . (b) S and H must be checked against  $C \downarrow$ ; Q changes shortly after  $C \uparrow$ . (c) S and H must be checked against  $C \downarrow$ ; Q changes shortly after  $C \downarrow$ .
- (d) S and H must be checked against  $C \uparrow$ ; Q changes shortly after  $C \downarrow$ .
- (e) S must be checked against  $C \uparrow$ , and H against  $C \downarrow$ ; Q changes shortly after  $C \downarrow$ .

c. [12 points] Annotate the waveforms for  $D_1$ ,  $J_0$ , and  $K_0$  in the following sequential circuit with their early a and late A arrival times and calculate the maximum frequency that allows this circuit to operate without timing violations. Note that waveform transitions in the timing diagram are not meant to be exact, just representative.



# 3 [Two-level Minimization–20 points]

a. **[6 points]** Which of the following K-maps is for a function that has no essential prime implicants in a minimal SOP expression for the function?

В. ab

cd

cd

cdC.ab

D. ab

cdΕ. ab

Answer:

b. [6 points] Find minimal SOP and POS solutions for the function f(w, x, y, z) whose K-map is shown below.

$$f^{\text{SOP}}(w, x, y, z) =$$

$$f^{\text{POS}}(w, x, y, z) =$$

c. [8 points] Consider the function g(a, b, c, d) whose K-map is shown below.


- [4 Points] How many prime implicants does g have?
- [2 Points] How many essential prime implicants does g have? \_\_\_\_\_\_
- [2 Points] The number of literals in the minimal POS solution for g is: \_\_\_\_\_\_


## [Sequential Circuit Analysis–10 points]

a. [2 points] The following sequential circuit sets its output z to 1 when the appropriate secret code is entered on its input line x. Your job is to figure out what that secret code is! Assuming that the circuit is reset to state  $Q_1Q_0 = 00$  before application of any input, which

of the following choices is the secret code?  $Q^{\dagger} = D =$ 

0\_0








- (a) 0101
- (b) 1010
- (c) 1101
- (d) 0110
- (e) 0100




if x=101 = 0 0 = 1.1.0+1.0=0.



Continued on next page



X=1



$$Q_0^{\dagger} = |\cdot|\cdot|$$


$$Q_0^{\dagger} = |\cdot|$$

if 
$$X=0$$
  $0$ 

#### b. [8 points] Given the state assignment

$Q_1Q_0$	State Label
00	A
01	B
10	C
11	D

derive the state table for the following synchronous sequential circuit.




Present State	x = 0	x = 1
A		
B		
C		
D		
	Next	State

Page 10


### 5 [Sequential Synthesis-20 points]


Complete the design of the sequential circuit which is described by the following transition and output table:



X=0. X=1 0>1 0>1 1>0 1>0 1>10 1>10 1>10


[12 Points] Using a D flip-flop for  $Q_1$  and a JK flip-flops for  $Q_0$ , complete the following K-maps and derive minimal SOP solutions for  $D_1$ ,  $J_0$ ,  $K_0$ , and z.





Qo+

 $K_0$ 



[2 Points]  $D_1^{\text{SOP}}(x, Q_1, Q_0) = \frac{Q_1(X_0, X_0)}{Q_1(X_0, X_0)} =$ 

[2 Points] 
$$K_0^{\text{SOP}}(x, Q_1, Q_0) = X + Q$$


[2 Points] 
$$z^{SOP}(x, Q_1, Q_0) =$$

#### 6 [Lab Experience–10 points]

You are given the task of implementing a piecewise linear function in hardware for fast computation. It consists of 4 continuous functions. You start simple by limiting the input ranges as follows:

$$y = 3x$$
  $x = 0 - 3$   
 $y = 2x + 3$   $x = 4 - 6$   
 $y = x + 9$   $x = 7 - 9$   
 $y = 18$   $x = 10 - 31$ 

The FPGA and tools you are using will only synthesize adders, multiplexers, comparators and various combinational logic. Given these restrictions you come up with the following design that uses 5-bit comparators, 5-bit adders, 5-bit multiplexers and various logic. You can assume input x is limited to the unsigned integers 0 to 31.



Complete the following Verilog that implements this design. You will need to complete some declarations, connections between modules, the 5-bit 4 to 1 multiplexer and the select encode module. You can assume the 5-bit adder, 5-bit comparator and 7-segment encoder are provided. Point values are listed on each line for a **total of 10 points**.

```
module pwf(x, y10, y1);
input [4:0] x; //argument x
output [5:0] y10, y1; //7seg display
  _____ a,b,c;
                                                      (1 point)
(1 point)
 \underline{\phantom{a}} sum2x, sum3x, y0, y1, y;
                                                      (1 point)
five\_bit\_comparator \ c0 (\underline{\hspace{1cm}});
                                                      (0.5 \text{ point})
five_bit_comparator c1(______);
                                                      (0.5 \text{ point})
five bit comparator c2(
                                                      (0.5 \text{ point})
select encode e0(a, b, c, s0, s1);
five_bit_adder a0(______);
                                                      (0.5 \text{ point})
five_bit_adder a1(______);
                                                      (0.5 \text{ point})
five bit 4 \text{to} 1 \text{mux m} 0 (0, 3, 9, 18, y0);
five bit 4\text{to}1\text{mux} \text{ m1}(0, x, \text{sum}2x, \text{sum}3x, y1);
five bit adder a2(y0, y1, y);
seven seg encoder e1(y, y1, y10); //
endmodule
       ____(a,b, c, s0, s1); (0.5 point)
input a, b, c;
output [1:0] s0, s1;
assign\ so[0] = \underline{\hspace{1cm}};
                                                    (0.5 \text{ point})
assign so[1] = \underline{\hspace{1cm}};
                                                      (0.5 \text{ point})
assign s1[0] = _____;
                                                     (0.5 \text{ point})
assign s1[1] = _____;
                                                      (0.5 \text{ point})
endmodule
                      ____(a0, a1, a2, a3, sel, y); (0.5 point)
input [4:0] a0, a1, a2, a3;
input [1:0] sel;
output [4:0] y;
        = (sel == 0) ? a0:
(sel == 1) ? = = :
(sel == 2) ? = = :
                                                      (0.5 \text{ point})
                                                     (0.5 \text{ point})
                                                     (0.5 \text{ point})
endmodule
```