





Type	Storage size	Two's Complement Representation	Golden Rule of Alignment	Structure Alignment
char	1 byte	$1 \ 1 \ 0 \ 1 = -8 + 4 + 1 = -3$ $-2^3 \ 2^2 \ 2^1 \ 2^0$	针对不能再细分的基本组成元素	①找到 Struct 中最大的 primitive ②整个 Struct 需要从能整除该数的地址开始 ③整个 struct 占用的 bit 也要能被该数整除
int	4 bytes	Range of n-bit 2's complement	• Every (primitive) object starts at an address divisible by its size	
short	2 bytes	$[-2^{(n-1)}, 2^{(n-1)} - 1]$	• "Padding" is placed in between objects if needed	
long	8 bytes	negative to positive: invert all bits and "1"		
R type instructions (add '000', nor '001')	31-25 24-22 21-19 18-16 15-3 2-0		J-type instructions (jal '101') Branch to store PC+1 31-25 24-22 21-19 18-16 15-0	
unused opcode regA regB unused destR	unused opcode regA regB unused			
I type instructions (lw '010', sw '011', beq '100')	31-25 24-22 21-19 18-16 15-0		O type instructions (halt '110', noop '111')	
unused opcode regA regB offset	unused opcode unused		31-25 24-22 21-0	
LW: regB \leftarrow mem[regA value + offset] SW: mem[regA value + offset] = regB value 如何提取中间一段 bits eg 15-10. ① $X = X >> 10$ ② $X = X \& 0x3F$				
LC2K is word addressable ARM is byte addressable word is 4 byte				
1. Arithmetic • Add, subtract, (multiply not in LEGv8)	# registers	8	LC2K	LEG
2. Data transfer • Loads and stores—LDUR (load unscaled register), STUR, etc.	Register width	32 bits		32
3. Logical • AND, ORR, EOR, etc.	Memory size	2^{18} bytes		64 bits
4. Conditional branch • CBZ, CBNZ, B.cond	# instructions	8		40-ish
5. Unconditional branch (jumps) • B, BR, BL	Addressability	Word		Byte
R-instruction Encoding Consider ADD X3, X4, X7 • $R[Rd] = R[Rn] + R[Rm]$ • $Rd = X3, Rn = X4, Rm = X7$	opcode Rm shamt Rn Rd	X ₃ 是 Rd. 但在 encode 时 出现在最后		
I-instruction Encoding non-negative ADDI X7, X5, #10	opcode immediate Rn Rd			
Logical Instructions				
Category	Instruction Example	Meaning	Comments	
gate	and	AND X1, X2, X3	$X1 = X2 \ \& \ X3$	Three reg. operands; bit-by-bit AND
	inclusive or	ORR X1, X2, X3	$X1 = X2 \ \ X3$	Three reg. operands; bit-by-bit OR
	exclusive or	EOR X1, X2, X3	$X1 = X2 \ ^ \ X3$	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI X1, X2, 20	$X1 = X2 \ \& \ 20$	Bit-by-bit AND reg. with constant
	inclusive or immediate	ORRI X1, X2, 20	$X1 = X2 \ \ 20$	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI X1, X2, 20	$X1 = X2 \ ^ \ 20$	Bit-by-bit XOR reg. with constant
	logical shift left	LSL X1, X2, 10	$X1 = X2 \ll 10$	Shift left by constant
logical shift right	LSR X1, X2, 10	$X1 = X2 \gg 10$	Shift right by constant	
Pseudo Instructions	• MOV X12, X2	→ • ORR X12, XZR, X2		
Memory Instructions				
Instruction Example	Meaning	Comments		
load register	LDUR X1, [X2, 40]	$X1 = \text{Memory}[X2 + 40]$	Doubleword from memory to register	
store register	STUR X1, [X2, 40]	$\text{Memory}[X2 + 40] = X1$	Doubleword from register to memory	
load signed word	LDURSW X1, [X2, 40]	$X1 = \text{Memory}[X2 + 40]$	Word from memory to register	
store word	STURW X1, [X2, 40]	$\text{Memory}[X2 + 40] = X1$	Word from register to memory	
load half	LDURH X1, [X2, 40]	$X1 = \text{Memory}[X2 + 40]$	Halfword memory to register	
store half	STURH X1, [X2, 40]	$\text{Memory}[X2 + 40] = X1$	Halfword register to memory	
load byte	LDURB X1, [X2, 40]	$X1 = \text{Memory}[X2 + 40]$	Byte from memory to register	
store byte	STURB X1, [X2, 40]	$\text{Memory}[X2 + 40] = X1$	Byte from register to memory	
move wide with zero	MOVZ X1, 20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20 * 2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest zeros	
move wide with keep	MOVK X1, 20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20 * 2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest unchanged	
Sequencing Instructions → Conditional Branch & unconditional Branch.				
① One type compares a register to see if it is equal to zero.	CBZ X1, 25	if ($X1 == 0$) go to PC + 100 25x4	Equal 0 test; PC-relative branch	
compare and branch on equal 0	CBNZ X1, 25	if ($X1 != 0$) go to PC + 100	Not equal 0 test; PC-relative branch	
compare and branch on not equal 0	B.cond 25	if (condition true) go to PC + 100	Test condition codes; if true, branch	
② Another type checks the condition codes set in the status register.				
• 这里的 Instruction 是 32 bits	FLAGS: NZVC	record the results of (arithmetic) operations		
• relative PC address 是 19 bits	Negative, Zero, overflow, Carry—not present in LC2K			
• offset 只有 instruction 的数量，不用写到 PC 的结果。	Explicitly set Add/SUB use "set"	eg: ADDS X1, X2, X3 → X1 = X2 + X3 at the same time "set condition code"		
How to use flag CMP X1, X2	CMP is pseudo instruction			
B.GT Label1	= SUBS			




Object file format	① Local 定义的 Global variable "D"
Header	② Local 定义的 Function "T"
Text	③ "extern" 在其它文件中定义过的 GV "U"
Data	④ "extern" 在其它文件中定义的函数 "U"
Symbol table	⑤ "Static" Variable "D"
Relocation table (maps symbols to instructions)	① 调用方程 "Local" 和 "Global" 都算 ② Reference Variable 的值 其中 local 变量永远不出现及不管 declare. 状态有 "LDUR" "SDUR" "BL"



IEEE Floating point format




Implementing an FSM



Building the controller

- Finite State Machine
- Read-Only Memory
- Custom combinational circuits

8-entry 4-bit ROM



size of ROM : $2^N \cdot M$ table 相结合的方式
通常使用 combinational logic 和 lookup