

EECS 370

Lab 3: ARM Assembly

EECS 370 Fall 2023





Fall 2023

- Lab 3 due Wednesday 9/20
- Project 1s & 1m due Thursday 9/21
- Homework 1 Monday 9/25

EECS 370



CBZ branch if zero (beg 0 regB offset), B for unconditional (beg 0 0 offset)

Technically not in LEGv8, but present in ARM overall



	LC2K Instructions Compared to ARM
--	-----------------------------------

add (R-type) ADD Also ADDI for constants, and SUB/SUBI for subtraction. (LC2K Subtraction:

nor the 2nd with itself, add 1, add result to 1st one). MOVZ #0 zeros out reg.

We use LSL, LSR for shifts. (Pseudo-instructions: MUL)

nor (R-type) Load #-1 then Much easier to use ORR/ORRI, ADD/ADDI, EOR/EORI. (Note: a NOT

EOR/SUB

CMP then B.EQ

End of file

NOP

instruction exists in pseudocode for ARM overall, but not LEGv8)

LDURSW This is for 32 bits. Also LDUR, LDURH, LDURB.

STURW This is for 32 bits. Also STUR, STURH, STURB.

BR (branch reg) Using BL with #0 right before BR stores return address

lw (I-type)

sw (I-type)

beq (I-type)

jalr (J-type)

halt (O-type)

noop (O-type)

3



Data is Stored in Memory in Chunks

Each chunk is (typically) the size of a single byte


Think of each chunk like a wooden letter block:

To interpret the word, we can rearrange the blocks, but can't change the letters.





Endianness in Byte-Addressable Systems



Big Endian builds the word so the **lowest** address is the MSB.

This can be more natural for humans to think about.

Little Endian builds the word so the **highest** address is the MSB.


Faster for a computer to read, as int ops can start after reading the first byte.

Memory Alignment



In memory, data is aligned to the size of its type

This makes it more efficient to access within memory and is important for caching (we'll see why later in the course)



EECS 370

The Typical Size of Data Types





	Data Type	Size / Alignment			
char		1 Byte			
short		2 Bytes			
int, float		4 Bytes			
double		8 Bytes			
long	(32-bit Architecture)	4 Bytes			
long	(64-bit Architecture)	8 Bytes			
pointer	(32-bit Architecture)	4 Bytes			
pointer	(64-bit Architecture)	8 Bytes			


EECS 370

Aligning Data within a struct



Since a struct can contain multiple different data types, we must align the **struct** using the **largest primitive type** within it

Furthermore, we may need to pad the **struct** to keep everything aligned, even padding the end in case we have an array of **struct**s



EECS 370 Fall 2023



Example: Addressing Data in Memory

Determine the start and end addresses for the following variables.

(Assume a 64-bit system and that the data starts on address 200₁₀)

```
struct {
  > short a;
  4 int b;
              204 - 405
   | char c; 208 - 208
  8 int* d; 216-223
    struct {
         int<sup>4</sup>e; 224 - 227
         char' f [10]; 228 - 23
  example;
            100-259 7 40 bits.
```

```
a: 200 - 201
b: 204 - 207
c: 208 - 208
d: 216 - 223
e: 224 - 227
f: 228 - 237
g: 224 - 239
total: 200 - 239
```

Grid View



```
struct {
    short a;
    int b;
    char c;
    int* d;
    struct {
        int e;
        char f [10];
    } g;
  example;
```

offset	+0	+1	+2	+3	+4	+5	+6	+7
base	а	а			b	b	b	b
+8	С							
+16	d	d	d	d	d	d	d	d
+24	е	е	е	е	f	f	f	f
+32	f	f	f	f	f	f	g	g

EECS 370 Fall 2023 10



Struct Memory Optimization (281 Tip)

- We can rearrange the variables in a struct to use as little padding as possible for BOTH 32-bit and 64-bit systems.
- Greedy yet optimal algorithm: start with the largest size primitives, then go down.
 - This also works by starting with the smallest, and working up.
 - And there might be more solutions for a given struct.
- Count structs as multiples of their largest member, as with alignment.

EECS 370 Fall 2023



EECS 370

Lab 3: ARM Assembly

EECS 370 Fall 2023 12