
## Midterm Exam



EECS 370 Fall 2022: Introduction to Computer Organization

You are to abide by the University of Michigan College of Engineering Honor Code. Please sign below to signify that you have kept the honor code pledge:

I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.

Signature:

Name:

ANSWER KEY

Uniqname:

First/Last name of person sitting to your Right (Write ⊥ if you are at the end of the row)

First/Last name of person sitting to your Left (Write ⊥ if you are at the end of the row)

#### **Exam Directions:**

- You have **120 minutes** to complete the exam. There are **9** questions in the exam on **22** pages (double-sided). **Please flip through your exam to ensure you have all 22 pages.**
- You must show your work to be eligible for partial credit!
- Write legibly and dark enough for the scanners to read your answers.
- Write your uniquame on the line provided at the top of each page.

#### **Exam Materials:**

- You are allotted **one 8.5 x 11 double-sided** note sheet to bring into the exam room.
- You are allowed to use calculators that do not have an internet connection. All other electronic devices, such as cell phones or anything or calculators with an internet connection, are strictly forbidden.

1. Short Questions	/ 20 pts
2. Memory Alignment	/ 7pts
3. Caller and Callee	/ 6 pts
4. Linker	/ 6 pts
5. C to ARM	/ 15 pts
6. SC and MC Performance	/ 6 pts
7. New ISA	/ 10 pts
8. LC2K Single-Cycle Design	/ 10 pts
9. LC2K Multi-Cycle Design	/ 20 pts
	TOTAL / 100 pts

1.	Short Questions	[20 pts]
	Complete the following true/false and short answer questions.	

### **True/False Questions** Circle One: a) [1 pt] IEEE floating point uses 2s complement to represent negative values b) [1 pt] It is possible to compile any C program to ARM or x86. c) [1 pt] Backwards compatibility means any new instruction added to an ISA must benefit programs written in the past d) [1 pt] Input to a program (through command line and I/O) does not impact the execution time of that program running on a single-cycle datapath processor. e) [1 pt] The CPI of a multicycle processor is sometimes less than that of a single cycle processor [1 pt] Circle all memory regions whose sizes are known at compile time. f) i) Text (instruction segment) Static data segment ii) iii) Heap iv) Stack g) [1 pt] Circle all instructions that use relative addressing mode in LC2K. i) load (lw) ii) store (sw) iii) beq iv) jalr

h) [2 pts] What is the machine code for 1w 2 5 64 in LC2K in hexadecimal?

Opcode for lw is 0b010

I-type instruction
(lw)

bits 24-22: opcode
(lw)

bits 21-19: reg A

bits 15-0: offsetField (a 16-bit, 2's complement number with a range of -32768 to 32767)

#### Answer:

0x950040.


i) [4 pts] Write the value 0xFBC4 to memory address 1000.

Byte-addressable, Little Endian		
Address Value		
1000	C4	
100	FB	


Byte-addressable, Big Endian		
Address Value		
1000	FB.	
999 1001	C4	

2-byte addressable, Little Endian.			
Address Value			
1000 FBC4			
1001			

j) [3 pts] Draw the wave-forms for D-latch and positive edge-triggered D-flip flop on the timing diagram below. Clock serves as a gating input for the D latch.



k) [4 pts] Complete the following FSM to detect a 4-digit binary sequence "1011". Input to the FSM is a string of binary digits. FSM needs 4 arrows (with input label) or state transitions to be complete.



## 2. Memory Alignment [7 pts]

Assume **64-bit**, byte-addressable architecture, and that the compiler ensures aligned memory accesses by using padding. "outer" begins at address 1000 (in decimal).

b) [5 pts] Specify the memory layout for "outer" by completing the table below.

Variable Name	Size (bytes)	Start Address (in decimal)	End Address, inclusive (in decimal)
а	9	1000	[00]
b	0 1	1008	8001
С	<b>3</b> 2	1012	0043
d	8	1048	1044
outer	36	mlopo	andott.

# 3. Caller and Callee [6 pts] Complete the caller/callee saved registers for the following C program.

Assume the compiler checks for liveness across function calls. It does not perform any other optimizations.

```
void foo()
1
                                                  void bar()
                                            1
2
                                            2
3
                                            3
        int cnt = 10;
                                                      int x = 1, y = 2;
4
        int a = 0, b = 0;
                                            4
5
                                            5
                                                      for(int x = 0; x < 10; x++)
6
        bar();
                                            6
                                            7
7
        b = 10;
                                            8
8
9
        for (int i=0; i < 10; i++) {
                                            9
                                            10
10
             a = a + b;
             bar();
b = i;
11
                                            11
12
                                            12
13
                                            13
                                            14
                                                            11
14
```

Assume foo() is invoked once, and bar() is only invoked by foo().

Complete 2nd and 3rd columns to specify the **dynamic** number of additional load/store **pairs** executed to save and restore registers for each variable, if we use only caller-saver or only callee-save registers.

Next, assume there are only **2 callee** and **2 caller** registers. In the fourth column of the table, allocate a caller or a callee register to a variable such that the number of additional loads/stores executed is minimized.

Variable	Caller Save	Callee Save	Caller or Callee?
foo: a			Caller
foo: b	0	0 I	Caller Caller
foo: cnt	0		Caller.
foo: i	10	1	Caller.
bar: x	0	<b>1</b> 1	Caller Caller
bar: y	0	• H	Caller.

# 4. Linker [6 pts] Complete the symbol and relocation tables for the following C program.

Fill in the symbol and relocation tables for the following two C files. You may not need to use all the table entries.

	main.c		FizzBuzz.c
1	<pre>#include <stdlib.h></stdlib.h></pre>	1	extern int bonus;
2		2	
3	int bonus = 9;	3	int getFizz(int num) {
4	extern int getFizz/(int num);	4	int tmp = bonus % num;
5		5	bonus = tmp;
6	int_main() {	6	
7	int *(fizz)= malloc/(1024 * 4);	7	if (num % 3 == 0) {
8	for (int num = 0; num $< 1024$ ; ++num)	8	num = 3;
9	{	9	}
10	fizz[num] = getFizz(num);	10	else if (num $%$ 5 == 0) {
11	}	11	num = 5;
12	}	12	}
13		13	
14		14	return num + bonus;
15		15	}

### Types:

**T**: Text **D**: Data

**U**: Undefined

main.o Symbol Table [2 pts]		
Symbol	Type (T/D/U)	
bonus		
get Firz	U	
malloc	U	
moùh	T	

FizzBuzz.o Symbol Table [1 pt]		
Symbol	Type (T/D/U)	
bonus	U	
get fizz T		
0		

#### Note: The following code is identical to the one on the previous page.

	main.c		FizzBuzz.c
1	<pre>#include <stdlib.h></stdlib.h></pre>	1	extern int bonus;
2	· V	2	
3	int bonus = 9	3	int getFizz(int num) {
4	extern int getFizz(int num); 5	4	int tmp = bonus % num;
5		5	bonus = tmp; 🔨
6	int main (	6	<b>一</b>
7	int * fizz = malloc(1024 * 4);	7	if (num % 3 == 0) {
8	for(int num = 0; num < 1024; ++num)	8	num = 3;
9	{	9	}
10	fizz[num] = getFizz(num);	10	else if (num % 5 == 0) {
11	}	11	num = 5;
12	}	12	}
13		13	1
14		14	return num + bonus;
15		15	}

#### Instructions:

Idur (load) **stur** (store) **bl** (branch with link)

main.o Relocation Table [1 pt]			
Line #	Symbol	Instruction	
3	banus	ldur	
7	malloc	bl	
10	9et fizz	bl	
	U		

FizzBuzz.o Relocation Table [2 pt]		
Line #	Symbol	Instruction
4	bonus	ldur
5	bonns	Stur
14	bonus	Lohar

Oigly Variable function.

②※Dodare不管在 Symbolic显面。 艺统: relocation table

# 5. C to ARM [15 pts] Convert C program to ARM assembly.

Convert the following C code to ARM assembly. The assembly code should be ABI compliant. Each register is 64 bits. The starting address of radios[] is mapped to X1 when it's passed to whats\_new(). The input argument of hear() is mapped to X1.

_		_	retur	0 6
С		ARM	retur	A) 1011
struct Radio {	hear:	70		
int32_t noise; // 4B	ADDI	*	, X1,	#8
int32_t gaga; // 4B	return:			
};	BR	X36	9	
	whats_new:			
<pre>int32_t hear(int32_t sound) {</pre>	MOV	X2,	X1	
sound += 8;	MOVZ	X5,	, #0	
return sound;	loop:			
}	CMPI	X5,		~\
<b>~</b> .	B.EQ	en	g xe	o xs
void	LSL	X6,	1	#3
whats_new(struct Radio radios[]) {	ADD	X6,		* >
int64_t i = 0;	LUDR:		_	#4]
for (; <u>i &lt; 10;</u> ++i) {	ADDI	X7,	-	#1
radios[i].ǵaga++;	STURW	X7,	-	#4]
if (i < 5) {	CMPI	15	, #5	
radios[i].gaga *= 4;	B.G.	els	se	
} else {	if:	<b>20</b>	57	
radios[i] noise =	LSL	<b>X</b> 7		#2
hear(radios[i].gaga);	STURW	_		#4
7	В	ind	С	
\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	else:	Va	V7	
}	MOV	X1,		
	BL CTUBLI	hea		<b>&gt;</b> 20 1 4
	STURW	ONITY XO	, [X6,	##\-
				#1
	ADDI	X5,		#1
	B	loc	ρþ	
	end:			

### 6. SC and MC Performance

[6 pts]

Analyze the performance of LC2K Single-Cycle and Multi-Cycle datapaths.

5 ns 🥎	
10 ns	
15 ns	7
60 ns	
20 ns	
0 ns	
	10 ns 15 ns 60 ns 20 ns

(a) Calculate the minimum clock period in ns for following designs:

'0 -		
1	Read	mana
Write		
Pericton file		

Single-Cycle [2 pts]	Multi-Cycle [1 pt]
150115	60ns

(b) Consider a program that executes 100 instructions with the following mix:

20% sw 
$$\frac{14}{30}$$
  $\frac{14}{30}$   $\frac{14}{30}$ 

What is the total program runtime (in nanoseconds) for both single-cycle and multi-cycle data paths?  $\frac{380 + 20}{200} = 400 + 400 \times 60$ 

Single-Cycle [1 pt]	Multi-Cycle [2 pts]
15000 ns	120 ns. 2400.

7.	New ISA	[10 pts]
	Program using a new ISA (extended from LC2K)	

Consider a new ISA called BC3K (Big Computer 3000). BC3K is identical to LC2K except for the following differences:

- BC3K has **16 registers**. Each register is **32-bits** (same as LC2K)
- 4 new instructions have been added:

Instruction	Description
ext_add rA, rB, rC, rD	{rC, rD} = rA + rB Adds the unsigned 32-bit registers rA and rB to produce an unsigned 64-bit result. Bits 63-32 of the results are stored in rC Bits 31-0 of the result are stored in rD
ext_mul rA, rB, rC, rD	{rC, rD} = rA * rB  Multiplies the unsigned 32-bit registers rA and rB to produce an unsigned 64-bit result.  Bits 63-32 of the results are stored in rC  Bits 31-0 of the result are stored in rD
cmov rA, rB, rC	If ([rA] != 0) [rC] = [rB] else do nothing
cmp rA, rB, rC	if ([rA] == [rB]) [rC] = 1 else [rC] = 0

Note: Although ext\_add and ext\_mul produce 64-bit results, their inputs are only 32-bits.

(a) [3 pts] Fill in the blanks to translate the C code to BC3K. Use the following register mappings:

Variable	Register
а	1
b	2
out	15
<temporary value=""></temporary>	3


C code		BC3K c	ode	
<pre>int a; int b;</pre>	cmp	1	2	3
int out;	add	1	2	15
<pre>if (a != b) {     isout = a + b; } else {     out = a;</pre>	CMOV	3		15
) out - a,				

#### (b) [3 pts] Emulate 64-bit add.

Complete the following BC3K assembly code to emulate a 64-bit add operation in the C code shown below. Any bits in the resulting sum which overflow beyond 64 bits may be ignored.

Use the following register mappings:

Variable	Register
a, bits 31-0	1
a, bits 63-32	2
b, bits 31-0	3
b, bits 63-32	4
out, bits 31-0	14
out, bits 63-32	15



uint64\_t type in C refers to 64-bit unsigned value.

C code	BC3K code
<pre>uint64_t a; uint64_t b; uint64_t out;</pre>	ort and 3 15 14
out = a + b;	add 2 (5 15)
	add- 4 15 15

6

#### (c) [4 pts] Fill in the blanks to translate the code description to BC3K.

Use the following register mappings:

Variable	Register
а	1
b	2
<temporary value=""></temporary>	3
overflow	4
out	5
<temporary value=""></temporary>	6

uint32\_t type in C refers to a 32-bit unsigned value.

BC3K code **Code description** uint32 t a; uint32 t b; lw one uint32 t overflow; uint32 t out; 4 < over flow 0 add Calculate the product **a** \* **b** and store the 32-bit result in out. If the product does not fit in 32 bits, set **overflow** to 1. Otherwise, set overflow to 0. CMOV halt .fill one

## 8. LC2K Single-Cycle Design [10 pts] Extend the LC2K Single-Cycle Datapath to compute new instructions!

Add a new I-type instruction Jump and Store (jas) to LC2K:

#### jas regA regB immediate


Its semantics are:

$$mem[[regA]] = sign extend(immediate)$$
  
 $PC = PC + [regB]$ 

[regA] is the value in regA.
mem[[regA]] is the value stored at memory address [regA].

Modify the LC2K single cycle datapath from lecture shown below to support *jas* (note: picture shown doesn't support *jalr*). You are restricted to the following modifications:

- One new adder (shown in the top-right corner of the picture below)
- May add one new 2:1 MUX (MUX5)
- Extend up to **two** old 2:1 MUXes (add at most two inputs to each extended MUX)
- Add zeroReg that holds a constant 0 value



#### a) Describe your modifications answering the following questions.

[6 pts]

i) Specify the extensions made to old MUXes (MUX1, MUX2, MUX3, or MUX4).

Specify the MUX number (1-4), and new inputs added (can be either one or two inputs). Use index 10 if only one new input is added.

	V 0VZ,	
MUX#	New input (index 10)	New input (index 11)
mux	Pot [reg B]	
muxa		

ii) Specify the inputs and output for the new adder.

Additional Adder	Wire Connected
A_in1	[reg b].
A_in2	Man PC)
A_out	MUX, Index 10)

iii) Specify the input and output for the new MUX5.

MUX5	Wire Connected
Input (0)	offset
Input (1)	treys)
Output	Patain of memory)

b) Determine the control signals for *jas*.

[4 pts]

Control bit of ALU: 0 add; 1 nor

Control bit of Data memory: 0 read; 1 write

MUX1	PC_en	MUX2	MUX3	Reg en	MUX4	ALU	Data mem en	mem W	MUX5
		X	X	TV.		Q	?]		

9.	LC2K Multi-Cycle Design	[20 pts]
	Extend the LC2K Multi-Cycle Datapath to compute new instructions!	

Consider the following new LC2K I-type conditional store instruction.

SWEQ	Store Word on Equality.
$egin{array}{cccccccccccccccccccccccccccccccccccc$	$ if [Reg_B] == \underline{mem[[Reg_A]]}                                   $

[RegA] is the value in RegA.

mem[[regA]] is the value stored at memory address [regA].

Modify the LC2K multi-cycle datapath to support SWEQ. You have the following restrictions:

- Modify up to two MUXes by adding at most one additional input
- Add up to two new MUXes (MUXnew1 and MUXnew2).

Note: Instruction-Reg, dataReg, ALUeq, and ALUresult are temporary registers.

Assume new inputs are added at the "bottom" of the MUX as the last input. That is, select control is higher for the new inputs than old inputs. [PC] inst[21:19] inst[18:16] Register Memory file mem[addr] Sign extend sign-extend(imm) inst[15:0  $MUX_{addr}$ MUX<sub>dest</sub> Mem Reg, MUX<sub>alu2</sub>  $MUX_{rdata}$ Memen IR<sub>en</sub>

Implement **SWEQ** in **five** cycles. Fetch and decode cycles remain the same as other instructions.

a. What operations take place in cycles 3, 4 and 5? Follow the format specified below.

Use "dataReg" to specify the temporary register into which the value read from memory is written to (similar to how **Iw** reads from memory in its **4th cycle**). **[6 pts]** 

#### Cycle 1:

$$[IR] = Mem[PC]$$

$$[ALU_{Result}] = [PC] + 1$$

#### Cycle 2:

$$[PC] = ALU_{Result}$$

Decode instruction; Read registers

#### Cycle 3:

dataReg = Mem[[rogA7].

#### Cycle 4:

Alley = Imem(TreyAD) == [98]

#### Cycle 5:

mem [reg A]] = sign extended.

b. Specify old MUX(es) (MUX<sub>addr</sub> MUX<sub>dest</sub> MUX<sub>rdata</sub> MUX<sub>alu1</sub>, or MUX<sub>alu2</sub>) that need an additional input, and what those input wires are. [4 pts]

If you choose not to add additional input(s), please indicate this by putting N/A in both rows.

MUX with additional input	New wire connected
Muxalui	dataReg
Muxaddy	TreyA

c. What are the inputs and output wires for **new MUXes?** If you choose **not** to add a **new MUX**, please indicate this by answering **N/A**. [4 pts]

#### Option 1:


MUX	input 0	input 1	output
MUXnew1	[regb]	Sign extend	1. data.
MUXnew2	Memen	ALUFR.	Fs.

d. Specify the control signals for each cycle.
The control signal for newly added MUX input (from part b) is 10.
The control signal to the new MUXes (part c) can be 0 or 1 or X. Leave MUXnew1 and/or MUXnew2 columns empty if they were not used.
[6 pts]

Option 1:

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	OX O	×
2	1	X	0	X	0	X	X	О	X	X	X	8	X
3	0	10	1	0	0	Х	Х	0	X	X	X	Xo	K
4	0	X	10	X	0	Х	Х	0	10	V	X	X	X
5	0	10	X	1	0	х	Х	О	R	X	×		

ssume new inputs are added at the "bottom" of the MUX as the last input. That is, select control is igher for the new inputs than old inputs.



## All possible answers

### Option 1:

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	0	X
2	1	Х	0	Х	0	Х	Х	0	Х	Х	Х	0	X
3	0	10	1	0	0	Х	X	0	X	X	X	0	X
4	0	X	0	X	0	X	Х	0	10	00	X	0	X
5	0	10	X	1	0	X	Х	0	X	X	X	1	1/0

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	0
2	1	Х	0	Х	0	Х	Х	0	Х	Х	Х	X	0
3	0	10	1	0	0	Х	Х	0	X	X	X	X	0
4	0	X	0	X	0	Х	Х	0	10	00	X	X	0
5	0	10	X	1	0	Х	Х	0	X	X	X	1/0	1

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	1	X
2	1	X	0	X	0	X	X	0	X	X	X	1	X
3	0	10	1	0	0	X	X	0	X	X	X	1	X
4	0	X	0	X	0	X	X	0	10	00	X	1	X
5	0	10	X	1	0	X	X	0	X	X	X	0	1/0

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	1
2	1	X	0	X	0	X	X	0	Х	X	X	X	1
3	0	10	1	0	0	X	X	0	X	X	X	X	1
4	0	X	0	X	0	X	X	0	10	00	X	X	1
5	0	10	X	1	0	Х	Х	О	X	X	X	1/0	0

### Option 2:

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	x	О	0	01	o	X	X
2	1	X	0	X	0	Х	Х	О	Х	X	Х	X	X
3	0	10	1	0	0	Х	Х	0	X	X	X	X	X
4	0	X	0	X	0	Х	Х	0	10	00	X	X	X
5	0	10	1	1	0	X	X	О	X	X	X	ALU	1/0
												EQ	

Cycle	PC en	MUX addr	Mem en	Mem r/w	IR en	MUX dest	MUX rdata	Reg en	MUX alu1	MUX alu2	ALU op	MUX new1	MUX new2
1	0	0	1	0	1	X	X	0	0	01	0	X	X
2	1	X	0	X	0	X	X	0	X	X	X	X	X
3	0	10	1	0	0	Х	Х	0	X	X	X	X	X
4	0	X	0	X	0	Х	Х	0	10	00	X	X	X
5	0	10	1	1	0	X	X	О	X	X	X	1/0	ALU
													EQ