Introduction to Computer Organization – Fall 2023

Lab 5

Due: @11:55 PM, Wed October 4th

The following assignment is intended to be completed during your assigned lab period. One member of your group must submit the assignment to Gradescope by the posted deadline and indicate your group members when submitting the assignment. **Each group member must be present during the scheduled lab period in order to receive credit.**

Group names and uniquames


Pod Member Name	Uniqname
Yuzhen chen	yuzhech
Therron Montgomery	therronm
Yuhan Zhang	zyuhan

For each of the following problems, one person should act as the "scribe" and log the discussions of the group. You should rotate who is the scribe for each problem and indicate in the given space.

Problem 1: Circuit Delay [15 Points] Topics: Timing Diagrams, Propagation Delay

Scribe: [Scribe's name here]

Consider the following naive implementation of a priority selector. This priority selector takes 3 data inputs, "A," "B," and "C" and one data output, "O." It has 2 requester inputs, "A_req," "B_req". If A_req is asserted, O outputs the value of A. If A_req is not asserted but B_req is, O outputs the value of B. If no requesters are asserted, C is outputted.




Assume that NOT gates have a 1ns delay, and that OR and AND gates have a 2ns delay regardless of the number of input wires. Assume no wire delay.

Say that for an infinite amount of time before we start measuring, all input signals are "1."

- At 1ns, B_req goes to "0"
- At 2ns, A reg goes to "0"
- At 6ns, C goes to "0".
- At 8ns, A goes to "0".
- At 9ns, A_req and B_req go to "1".

a. Draw a timing diagram from t=0ns to t=16ns showing the input signals (A, B, C), requester signals (A_req, B_req), the output signal (O), and all intermediate gates (!A_req, !B_req, X, Y, Z). The inputs, requesters, and 1 intermediate gate have been done for you. Also include a line "L" (for Logic) depicting what the output signal would be with no delay. [10 points] For drawings, you may draw by hand and insert a photo of your work, or merge PDFs before submission, or just digitally modify the drawing below.



b. Draw a circuit using only two 2-input Muxes that implements the circuit. [5 points] The definition of the 3-input priority selector is repeated:

If A reg is asserted, O outputs the value of A.

If A reg is not asserted but B reg is, O outputs the value of B.

If no requesters are asserted, C is outputted.


A-req	B_req	Α	B	G	A-req
0	0	0		1	_ 0
0	1	D	1	0	
1	0	1	0	0	
1	1	1	(C)	0	

Topics: FSM, Flip Flops, Decoders

Problem 2: Finely Stated [15 Points]


Scribe: [Scribe's name here]

Consider the finite state machine diagram below. This FSM tracks the last 2 values of the input B, sets an output L to 1 if a code is received.



On the next page, convert the Finite State Machine into a circuit. Fill in the provided bubbles in the control ROM to determine the next state [7.5 points]. Inside the dotted box, add wires and logic gates to complete the rest of the logic for the output L [7.5 points].

- Assume the clock is connected but not shown.
- Assume the flip flops have a starting value of 0.
- Do not add outputs to the control ROM, and do not modify anything outside the ROM bubbles and the dotted box.
- The decoder inputs are {State₁, State₀, B}
- Filling in one of the control ROM bubbles means there is a connection, so current flows and we get a 1. Otherwise, the wires are disconnected and we get a 0.
 - For example, state 0 is done for you in the first 2 rows. When the FSM is in state 0 and B=0, the next state is 0, so both Next State bits are 0 and not filled in. But when the FSM is in state 0 and B=1, the next state is 2 (binary 10), so the bubble for the Next State₁ bit is filled in while the bubble for Next State₀ is not.



Problem 3: LC2K ABI [20 Points]
Scribe: [Scribe's name here]

Topics (Review from Lab 4): ABI, Functions, Loops

Convert this function to LC2K using the following ABI:

- r0: always 0
- r1 r2: function arguments, caller-save
- r3 r4, r6: caller-save
- r5: stack pointer
- r7: return address (caller-save)

Assume the stack grows "up". If you want to store a new variable on the stack, you should write it to an address offset by r5, and then increment r5 by the appropriate amount. Make sure you decrement it back to the original value before returning from the function so that the calling function can access its own local variables.

Please submit typed LC2K code (which won't be autograded) - no handwritten code.

```
void start() {
     int a = -1, b = 2, c = 3;
     for (int i = 3; i != 0; --i) {
          mystery(i, a);
     }
}
                     neg1 //a
Start lw
                          //inc
     lw
               3
                     one
     add
                          //b
     add 3
                          //c
     add
                    1
                          //i
          3 0 done 11 check.
                 Stack 11 store return address of rall or
    add 3 5 5
                 Stack 11 store ray 1 (2) in to stack
    SW
   SW 5 4 Stack 11 9 tore res. 4 (b) into stack add 3 5 5 11 sptf.
                   fall
                                          .fill -1
```

