# EE24MTECH14022 Assignment 5

#### 1 What is an FIR Filter?

A Finite Impulse Response (FIR) filter is a type of digital filter where the impulse response settles to zero after a finite number of samples. FIR filters are widely used in signal processing because they are always stable and can be designed to have a linear phase response.

## 2 General FIR Filter Equation

The output of an FIR filter is given by:

$$y[n] = \sum_{k=0}^{N-1} h[k]x[n-k]$$
 (1)

where:

- x[n] is the input signal,
- h[k] are the filter coefficients (impulse response),
- N is the number of filter coefficients (or taps),
- y[n] is the output signal.

## 3 Matlab Code for Signal Generation and Filter Application

```
8
   function fixed_out = to_fixed(x)
       Q8_24_factor = 2^24;
10
       fixed_out = round(x * Q8_24_factor);
11
       fixed_out = max(min(fixed_out, 2^31 - 1), -2^31);
12
   end
13
14
   function fixed_mul = mul(x,y)
15
       Q8_24_factor = 2^24;
16
       fixed_mul = round((x * y) / Q8_24_factor);
17
   end
19
   function fir_out = fir(x, h)
20
       \% Initialize the buffer to store previous input samples
21
       persistent buffer;
22
23
       \% Initialize the buffer on the first run
24
       if isempty(buffer)
           buffer = zeros(1, length(h));  % Buffer size equals
               the number of filter coefficients
27
       % Shift the buffer: move values in the buffer to the
29
           right
       buffer(2:end) = buffer(1:end-1); % Shift all elements
30
           one position to the right
31
       % Insert the new sample at the beginning of the buffer
       buffer(1) = x;
33
34
       \mbox{\ensuremath{\mbox{\%}}} 
 Perform the convolution: multiply each buffered sample
35
            by the corresponding filter coefficient
       fir_out = 0;
36
       for i = 1:length(h)
37
            fir_out = fir_out + mul(buffer(i) ,h(i)); % Sum of
38
               products (FIR convolution)
       end
39
   end
40
41
42
   b_fixed = to_fixed(b);
43
44
   \% Save filter coefficients
   fid = fopen('filter_coeffs_fixed.txt', 'w');
   fprintf(fid, '%d\n', b_fixed);
   fclose(fid);
49
50
51
52 % Generate and filter sine waves
```

```
fs = 48000; % Sampling frequency
   cycles = 5; % Number of cycles
   freqs = [100, 2000, 6000, 11000];
55
   \% Use a fixed time vector (same samples for all signals)
  T_{min} = 1 / min(freqs);
  t_fixed = 0:1/fs:(cycles * T_min) - 1/fs;
  Q8_24_factor = 2^24;
  figure;
  for i = 1:length(freqs)
62
       sinewave = sin(2 * pi * freqs(i) * t_fixed);  % Generate
            sine wave
64
       % Apply FIR filter (convolution)
65
66
67
       % Convert sine wave to Q(2,14)
68
       sine_fixed = round(sinewave * Q8_24_factor);
       sine_fixed = max(min(sine_fixed, 2^31-1), -2^31);
           Saturate
71
       \% Save original sine wave
73
       filename = sprintf('sinewave_%dHz_fixed.txt', freqs(i));
       fid = fopen(filename, 'w');
       fprintf(fid, '%d\n', sine_fixed);
76
       fclose(fid);
77
78
       N = length(sine_fixed);
79
       filtered_signal = zeros(1,N);
80
       for j = 1:N
81
           filtered_signal(j) = fir(sine_fixed(j),b_fixed);
83
       filtered_signal_float = filtered_signal/Q8_24_factor;
84
85
86
       % % Save filtered signal
       % filename = sprintf('filtered_sinewave_%dHz_fixed.txt',
            freqs(i));
       % fid = fopen(filename, 'w');
89
       % fprintf(fid, '%d\n', filtered_fixed_twos);
90
       % fclose(fid);
91
92
       % Plot original and filtered signals
93
       subplot(length(freqs), 2, 2*i-1);
       plot(t_fixed, sinewave, 'b', 'LineWidth', 1.5);
       title(sprintf('Original_Signal_-u%d_Hz', freqs(i)));
96
       xlabel('Time_(s)');
97
       ylabel('Amplitude');
98
       grid on;
99
```

```
100
         subplot(length(freqs), 2, 2*i);
         plot(t_fixed, filtered_signal_float, 'r', 'LineWidth',
         title(sprintf('Filtered_Signal_--\%d_Hz', freqs(i)));
103
         xlabel('Time_(s)');
104
         ylabel('Amplitude');
         grid on;
106
    end
108
    fid = fopen('output_100.txt','r');
    data = fscanf(fid, '%d');
110
    fclose(fid);
111
112
    figure;
113
    subplot(4,1,1);
114
    plot(t_fixed, data/2^24, 'b-', 'LineWidth', 1.5);
115
    title('verilog_Filtered_Signal_-_100Hz');
116
         xlabel('Time_(s)');
117
         ylabel('Amplitude');
118
    grid on;
119
120
121
    subplot(4,1,2);
122
    fid = fopen('output_2000.txt');
124
    data = fscanf(fid, '%d');
125
    fclose(fid);
126
    plot(t_fixed,data/2^24, 'b-', 'LineWidth', 1.5);
127
    title('verilog_Filtered_Signal_-_2000Hz');
         xlabel('Time_(s)');
129
         ylabel('Amplitude');
130
131
    grid on;
    \textcolor{red}{\textbf{disp}('All_{\sqcup}files_{\sqcup}and_{\sqcup}plots_{\sqcup}for_{\sqcup}filtered_{\sqcup}sine_{\sqcup}waves_{\sqcup}have_{\sqcup}been_{\sqcup}}
        generated usuccessfully.');
    % Load filter coefficients
134
    subplot(4,1,3);
136
137
    fid = fopen('output_6000.txt');
138
    data = fscanf(fid, '%d');
139
    fclose(fid);
140
    plot(t_fixed,data/2^24, 'b-', 'LineWidth', 1.5);
141
    title('verilog_Filtered_Signal_-_6000Hz');
143
         xlabel('Time_(s)');
144
         vlabel('Amplitude');
    grid on;
145
146
```

```
\operatorname{disp}('All_{\sqcup} files_{\sqcup} and_{\sqcup} plots_{\sqcup} for_{\sqcup} filtered_{\sqcup} sine_{\sqcup} waves_{\sqcup} have_{\sqcup} been_{\sqcup}
           generated \( \successfully.');
148
     subplot(4,1,4);
149
150
     fid = fopen('output_11000.txt');
     data = fscanf(fid, '%d');
152
     fclose(fid);
     plot(t_fixed,data/2^24, 'b-', 'LineWidth', 1.5);
     title('veriloguFiltereduSignalu-u11000Hz');
            xlabel('Time_(s)');
           ylabel('Amplitude');
     grid on;
158
159
     \textcolor{red}{\textbf{disp}('All_{\sqcup}files_{\sqcup}and_{\sqcup}plots_{\sqcup}for_{\sqcup}filtered_{\sqcup}sine_{\sqcup}waves_{\sqcup}have_{\sqcup}been_{\sqcup}}
160
           generated_successfully.');
```

Listing 1: Matlab code for Signal Genration and Visualization

### 4 Verilog Code

```
module fir(
                                  // Clock signal
       input wire clk,
       input wire rst_n,
                                  // Active low reset
       input signed [31:0] x,
                                    // Input sample (Q8.24
          format)
                                         // Output filtered
       output reg signed [31:0] y
           sample (Q8.24 format)
   );
       // Define filter coefficients (b)
       reg signed [31:0] coeffs [0:19];
                                           // 20 filter
           coefficients (Q8.24 format)
       // Shift registers for input samples (buffer)
10
       reg signed [31:0] buffer [0:19]; // Shift register
          buffer
       // Internal accumulator for FIR output
13
       reg signed [63:0] accumulator; // Accumulator (Q8.24
14
            * Q8.24 gives Q16.48)
15
       // Load filter coefficients from file
       integer file, i, status;
17
       initial begin
18
          coeffs[0] <= -4894;
19
                    coeffs[1] <= -10754;
20
                     coeffs[2] <= -9052;
21
                     coeffs[3] <= 13025;
22
```

```
coeffs[4] <= 58336;
23
                     coeffs[5] <= 107984;
24
                     coeffs[6] <= 125575;
25
                     coeffs[7] <= 82259;
26
                     coeffs[8] <= -13974;
27
                     coeffs[9] <= -113010;
28
                     coeffs[10] <= -154735;
29
                     coeffs[11] <= -117770;
30
                     coeffs[12] <= -41762;
31
                     coeffs[13] <= 3039;
                     coeffs[14] <= -22379;
                     coeffs[15] <= -88604;
34
                     coeffs[16] <= -124388;
35
                     coeffs[17] <= -86346;
36
                     coeffs[18] <= -4717;
37
                     coeffs[19] <= 43988;
38
       end
39
       // Update the buffer and accumulator on each clock cycle
       always @(posedge clk or negedge rst_n) begin
42
            if (~rst_n) begin
43
                // Reset buffer and accumulator on reset
44
                accumulator = 64'd0;
                for (i = 0; i < 20; i = i + 1) begin
                    buffer[i] = 32'd0;
                end
48
            end else begin
49
                // Shift the buffer (delay previous samples)
50
                for (i = 19; i > 0; i = i - 1) begin
51
                    buffer[i] = buffer[i - 1];
53
                end
                buffer[0] = x; // Insert new input sample at
                    the front of the buffer
55
                // Reset the accumulator
56
                accumulator = 64'd0;
57
                // Perform the FIR convolution (multiply-and-
                    accumulate)
                for (i = 0; i < 20; i = i + 1) begin
60
                    accumulator = accumulator + (buffer[i] *
61
                        coeffs[i]);
                end
62
63
                // The output is the accumulator value (scaled
                    back to Q8.24 format)
                y = accumulator >> 24;
65
       end
66
       end
67
   endmodule
```

Listing 2: Verilog FIR non-pipeline code

```
module fir_tb;
       reg clk;
2
       reg rst_n;
3
                                     // Input sample (Q8.24 format
       reg signed [31:0] x;
4
                                     // Output filtered sample
       wire signed [31:0] y;
6
       // Instantiate the FIR filter module
        fir_filter uut (
            .clk(clk),
9
            .rst_n(rst_n),
11
            .x(x),
            .y(y)
       );
13
14
       // Clock generation
15
        always begin
16
            #5 clk = ~clk; // Clock period of 10ns
17
18
        end
       // Memory array to hold 2400 input values
20
       reg signed [31:0] input_mem [0:2399]; // Array to hold
21
           2400 input samples
       integer i;
22
        integer input_file,num_samples;
23
       // Read the input file into memory
25
        initial begin
26
            // Initialize signals
27
            clk = 0;
28
           rst_n = 0;
29
            x = 32, d0;
30
31
            // Apply reset
32
            #10 rst_n = 1;
33
34
            // Open the input file (decimal format)
35
            input_file = $fopen("sinewave_2000Hz_fixed.txt", "r"
36
            if (input_file == 0) begin
37
                $display("Error: Unable to open input file.");
38
                $finish;
39
            end
40
41
            num_samples = 0;
42
            while (!$feof(input_file) && num_samples < 2400)</pre>
```

```
begin
                  if ($fscanf(input_file, "%d\n", input_mem[
44
                       num_samples]) == 1)
                       num_samples = num_samples + 1;
45
              end
47
48
              // Close the file after reading
49
              $fclose(input_file);
50
         end
51
         initial begin
53
              // Apply input samples to the filter
54
              for (i = 0; i < 2400; i = i + 1) begin
                  #10 x = input_mem[i]; // Provide input sample
56
                       to the filter
                       $display("%d", y);
57
              end
58
                                    $finish;
60
61
         end
62
63
64
66
         // Monitor the output
67
         initial begin
68
              monitor("At_{\sqcup}time_{\sqcup}%t,_{\sqcup}input_{\sqcup}=_{\sqcup}%d,_{\sqcup}output_{\sqcup}=_{\sqcup}%d,_{\sqcup}
69
                  num_samples=_{\square}%d", time, x, y, num_samples);
         end
70
    endmodule
```

Listing 3: Verilog FIR non-pipelining testbench code

```
// Experiment 5:
3
   // Mannava Venkatasai
  // EE24MTECH12008
   // FIR filter Design using pipe lining
   // input is in Q14 format
10
   'timescale 1ns/1ps
11
   module fir_filter(
12
       input wire clk,
13
14
       input rst,
       input signed [15:0] input_signal,
```

```
output reg signed[15:0] output_signal
16
   );
17
18
   parameter N = 123;
19
   reg signed [15:0] filter_coefcients[0:N-1];
21
   reg signed [15:0] shift_reg[0:N-1];
   reg signed [15:0] shift_reg_temp[0:N-1];
   reg signed [31:0] mul_reg[0:N-1];
25
   integer i;
27
   integer k;
28
   integer count;
29
   reg [31:0] d_out;
30
   reg [31:0]acc;
31
   reg [15:0] temp;
   initial
34
       begin
35
36
            filter_coefcients[0] = -5;
37
            filter_coefcients[1] = -11;
38
            filter_coefcients[2] = -9;
            filter_coefcients[3] = 13;
40
            filter_coefcients[4] = 57;
41
            filter_coefcients[5] = 105;
42
            filter_coefcients[6] = 123;
43
            filter_coefcients[7] = 80;
44
            filter_coefcients[8] = -14;
45
            filter_coefcients[9] = -110;
46
            filter_coefcients[10] = -151;
47
            filter_coefcients[11] = -115;
48
            filter_coefcients[12] = -41;
49
            filter_coefcients[13] = 3;
50
            filter_coefcients[14] = -22;
51
            filter_coefcients[15] = -87;
            filter_coefcients[16] = -121;
            filter_coefcients[17] = -84;
54
            filter_coefcients[18] = -5;
            filter_coefcients[19] = 43;
56
            filter_coefcients[20] = 15;
57
            filter_coefcients[21] = -53;
58
            filter_coefcients[22] = -77;
59
            filter_coefcients[23] = -13;
61
            filter_coefcients[24] = 91;
            filter_coefcients[25] = 140;
62
            filter_coefcients[26] = 90;
63
            filter_coefcients[27] = 3;
64
            filter_coefcients[28] = -11;
65
```

```
filter_coefcients[29] = 87;
66
            filter_coefcients[30] = 213;
67
            filter_coefcients[31] = 242;
68
            filter_coefcients[32] = 141;
69
            filter_coefcients[33] = 15;
70
            filter_coefcients[34] = 6;
71
            filter_coefcients[35] = 137;
            filter_coefcients[36] = 273;
73
            filter_coefcients[37] = 249;
74
            filter_coefcients[38] = 59;
            filter_coefcients[39] = -124;
76
            filter_coefcients[40] = -119;
77
            filter_coefcients[41] = 63;
78
            filter_coefcients[42] = 201;
79
            filter_coefcients[43] = 90;
80
            filter_coefcients[44] = -227;
81
            filter_coefcients[45] = -469;
82
            filter_coefcients[46] = -404;
            filter_coefcients[47] = -114;
84
            filter_coefcients[48] = 42;
85
            filter_coefcients[49] = -204;
86
            filter_coefcients[50] = -710;
87
            filter_coefcients[51] = -1002;
            filter_coefcients[52] = -751;
            filter_coefcients[53] = -180;
90
            filter_coefcients[54] = 58;
91
            filter_coefcients[55] = -493;
92
            filter_coefcients[56] = -1507;
93
            filter_coefcients[57] = -1972;
94
            filter_coefcients[58] = -991;
95
            filter_coefcients[59] = 1341;
96
            filter_coefcients[60] = 3799;
97
            filter_coefcients[61] = 4849;
98
            filter_coefcients[62] = 3799;
99
            filter_coefcients[63] = 1341;
100
            filter_coefcients[64] = -991;
            filter_coefcients[65] = -1972;
            filter_coefcients[66] = -1507;
            filter_coefcients[67] = -493;
104
            filter_coefcients[68] = 58;
            filter_coefcients[69] = -180;
106
            filter_coefcients[70] = -751;
            filter\_coefcients[71] = -1002;
108
            filter_coefcients[72] = -710;
109
            filter_coefcients[73] = -204;
111
            filter_coefcients[74] = 42;
            filter_coefcients[75] = -114;
112
            filter_coefcients[76] = -404;
113
            filter_coefcients[77] = -469;
114
            filter_coefcients[78] = -227;
115
```

```
filter_coefcients[79] = 90;
            filter_coefcients[80] = 201;
117
            filter_coefcients[81] = 63;
118
            filter_coefcients[82] = -119;
119
            filter_coefcients[83] = -124;
120
            filter_coefcients[84] = 59;
121
            filter_coefcients[85] = 249;
            filter_coefcients[86] = 273;
            filter_coefcients[87] = 137;
124
            filter_coefcients[88] = 6;
            filter_coefcients[89] = 15;
            filter_coefcients[90] = 141;
127
            filter_coefcients[91] = 242;
128
            filter_coefcients[92] = 213;
            filter_coefcients[93] = 87;
130
            filter_coefcients[94] = -11;
            filter_coefcients[95] = 3;
132
            filter_coefcients[96] = 90;
133
            filter_coefcients[97] = 140;
134
            filter_coefcients[98] = 91;
            filter_coefcients[99] = -13;
136
            filter_coefcients[100] = -77;
            filter_coefcients[101] = -53;
138
            filter_coefcients[102] = 15;
            filter_coefcients[103] = 43;
140
            filter_coefcients[104] = -5;
141
            filter_coefcients[105] = -84;
142
            filter_coefcients[106] = -121;
143
            filter_coefcients[107] = -87;
144
            filter_coefcients[108] = -22;
145
            filter_coefcients[109] = 3;
146
            filter_coefcients[110] = -41;
147
            filter_coefcients[111] = -115;
148
            filter_coefcients[112] = -151;
149
            filter_coefcients[113] = -110;
            filter_coefcients[114] = -14;
            filter_coefcients[115] = 80;
            filter_coefcients[116] = 123;
153
            filter_coefcients[117] = 105;
154
            filter_coefcients[118] = 57;
            filter_coefcients[119] = 13;
156
            filter_coefcients[120] = -9;
            filter_coefcients[121] = -11;
158
            filter_coefcients[122] = -5;
159
160
161
            for (i=0; i < N; i=i+1)</pre>
            begin
                 shift_reg[i] = 0;
163
            end
164
            count = 0;
165
```

```
end
166
167
         always @ (posedge clk)
168
         begin
169
              if(rst)
170
             begin
171
                  d_out = 0;
173
174
              end
              else
              begin
177
178
             for(i = N-1; i>0; i=i-1)
179
              begin
180
                  shift_reg[i] <= shift_reg[i-1];</pre>
181
              end
182
              shift_reg_temp[0] <= shift_reg[0];</pre>
183
             if(count < N)</pre>
184
              begin
185
             shift_reg[0] <= input_signal;</pre>
186
              count <= count + 16'd1;</pre>
187
              end
188
              else
              begin
190
                    shift_reg[0] <= 16'b0;
191
              end
192
193
             // $display("input_signal = %d",input_signal);
194
              // $display("time = %t rst = %d shift_reg = [%d%d%d%
195
                  d%d]", $time ,shift_reg[0], shift_reg[1],
                  shift_reg[2], shift_reg[3], shift_reg[4],rst);
196
              acc = 0;
197
             for(i = 0; i < N; i = i + 1)
198
              begin
199
                  // display("time = %t shift_reg[%d] = %d ,acc =
200
                       %d", $time, i, shift_reg[i], acc);
                  mul_reg[i] <= (shift_reg[i] * filter_coefcients</pre>
201
                       [i])>>14;
              end
202
203
             for(i = 0;i<N;i=i+1)</pre>
204
             begin
205
                  // $display("time = %t shift_reg[%d] = %d ,acc =
                       %d", $time, i, shift_reg[i], acc);
                  acc = acc + mul_reg[i];
207
208
              end
209
              output_signal <= acc;
210
```

```
211
212
                 end
213
214
215
216
217
           end
218
219
220
221
222
223
     endmodule
```

Listing 4: Verilog FIR pipelined testbench

```
'timescale 1ns/1ps
   module fir_filter_tb;
   reg clk;
   reg rst;
   reg signed [15:0] x;
   wire signed [15:0] y;
   integer i;
   integer f1,read_status;
10
11
   reg signed [15:0] f_input;
12
13
   parameter N = 123;
14
   fir_filter filter(
16
       .clk(clk),
17
       .rst(rst),
18
        .input_signal(x),
        .output_signal(y)
20
   );
21
22
   initial
23
   begin
24
       clk = 0;
25
       forever #5 clk = ~clk;
26
27
   end
28
29
   initial begin
30
       $dumpfile("wave.vcd");
31
       $dumpvars(0, fir_filter_tb);
32
       f1 = $fopen("input_signal_4.txt", "r");
33
34
```

```
rst = 1;
35
       #15;
36
       rst = 0;
37
38
       for (i = 1; i <= 1308 + N -1 + 3; i++)
40
            read_status = $fscanf(f1, "%d\n", f_input);
41
            x = f_input;
42
            // display("\ntime = \%t input = \%d, rst = \%d, out =
43
                 %d", $time, x, rst, y);
            $display("%d",y);
            #10;
45
        end
46
47
       #10;
48
        $finish;
49
   end
50
   endmodule
```

Listing 5: Verilog FIR pipelined code

## 5 Results




Figure 1: FMax Report non-pipelined




Figure 2: Resource utilization non-pipelined




Figure 3: FMax Report pipelined

#### Analysis & Synthesis Resource Usage Summary <<Filter>> Usage Resource Estimate of Logic utilization (ALMs needed) Combinational ALUT usage for logic -- 7 input functions -- 6 input functions -- 5 input functions -- 4 input functions -- <= 3 input functions Dedicated logic registers I/O pins Total DSP Blocks Maximum fan-out node clk~input Maximum fan-out Total fan-out Average fan-out 3.86

Figure 4: Resource utilization pipelined