

EE24MTECH14022 Assignment 5

1 What is an FIR Filter?

A **Finite Impulse Response (FIR) filter** is a type of digital filter where the impulse response settles to zero after a finite number of samples. FIR filters are widely used in signal processing because they are always stable and can be designed to have a linear phase response.

2 General FIR Filter Equation

The output of an FIR filter is given by:

$$y[n] = \sum_{k=0}^{N-1} h[k]x[n-k] \quad (1)$$

where:

- $x[n]$ is the input signal,
- $h[k]$ are the filter coefficients (impulse response),
- N is the number of filter coefficients (or taps),
- $y[n]$ is the output signal.

3 Matlab Code for Signal Generation and Filter Application

```
1 % Load filter coefficients
2 coeffs = load('bandpass_filter2.mat'); % Load the file
   containing filter coefficients
3 b = coeffs.Num; % Assuming the coefficients are stored in a
   variable named 'Num'
4
5 % Extract the first 20 coefficients
6 b = b(1:20);
7
```

```

8
9 function fixed_out = to_fixed(x)
10     Q8_24_factor = 2^24;
11     fixed_out = round(x * Q8_24_factor);
12     fixed_out = max(min(fixed_out, 2^31 - 1), -2^31);
13 end
14
15 function fixed_mul = mul(x,y)
16     Q8_24_factor = 2^24;
17     fixed_mul = round((x * y) / Q8_24_factor);
18 end
19
20 function fir_out = fir(x, h)
21     % Initialize the buffer to store previous input samples
22     % persistent buffer;
23
24     % Initialize the buffer on the first run
25     if isempty(buffer)
26         buffer = zeros(1, length(h)); % Buffer size equals
27         % the number of filter coefficients
28     end
29
30     % Shift the buffer: move values in the buffer to the
31     % right
32     buffer(2:end) = buffer(1:end-1); % Shift all elements
33     % one position to the right
34
35     % Insert the new sample at the beginning of the buffer
36     buffer(1) = x;
37
38     % Perform the convolution: multiply each buffered sample
39     % by the corresponding filter coefficient
40     fir_out = 0;
41     for i = 1:length(h)
42         fir_out = fir_out + mul(buffer(i), h(i)); % Sum of
43         % products (FIR convolution)
44     end
45 end
46
47 b_fixed = to_fixed(b);
48
49 % Save filter coefficients
50 fid = fopen('filter_coeffs_fixed.txt', 'w');
51 fprintf(fid, '%d\n', b_fixed);
52 fclose(fid);
53
54 % Generate and filter sine waves

```

```

53 fs = 48000; % Sampling frequency
54 cycles = 5; % Number of cycles
55 freqs = [100, 2000, 6000, 11000];
56
57 % Use a fixed time vector (same samples for all signals)
58 T_min = 1 / min(freqs);
59 t_fixed = 0:1/fs:(cycles * T_min) - 1/fs;
60 Q8_24_factor = 2^24;
61 figure;
62 for i = 1:length(freqs)
63     sinewave = sin(2 * pi * freqs(i) * t_fixed); % Generate
        sine wave
64
65     % Apply FIR filter (convolution)
66
67
68     % Convert sine wave to Q(2,14)
69     sine_fixed = round(sinewave * Q8_24_factor);
70     sine_fixed = max(min(sine_fixed, 2^31-1), -2^31); %
        Saturate
71
72
73     % Save original sine wave
74     filename = sprintf('sinewave_%dHz_fixed.txt', freqs(i));
75     fid = fopen(filename, 'w');
76     fprintf(fid, '%d\n', sine_fixed);
77     fclose(fid);
78
79     N = length(sine_fixed);
80     filtered_signal = zeros(1,N);
81     for j = 1:N
82         filtered_signal(j) = fir(sine_fixed(j),b_fixed);
83     end
84     filtered_signal_float = filtered_signal/Q8_24_factor;
85
86
87     % % Save filtered signal
88     % filename = sprintf('filtered_sinewave_%dHz_fixed.txt',
        freqs(i));
89     % fid = fopen(filename, 'w');
90     % fprintf(fid, '%d\n', filtered_fixed_twos);
91     % fclose(fid);
92
93     % Plot original and filtered signals
94     subplot(length(freqs), 2, 2*i-1);
95     plot(t_fixed, sinewave, 'b', 'LineWidth', 1.5);
96     title(sprintf('Original_Signal_-%dHz', freqs(i)));
97     xlabel('Time(s)');
98     ylabel('Amplitude');
99     grid on;

```

```

100     subplot(length(freqs), 2, 2*i);
101     plot(t_fixed, filtered_signal_float, 'r', 'LineWidth',
102          1.5);
103     title(sprintf('Filtered_Signal_-%dHz', freqs(i)));
104     xlabel('Time(s)');
105     ylabel('Amplitude');
106     grid on;
107 end
108
109 fid = fopen('output_100.txt','r');
110 data = fscanf(fid,'%d');
111 fclose(fid);
112
113 figure;
114 subplot(4,1,1);
115 plot(t_fixed, data/2^24, 'b-', 'LineWidth', 1.5);
116 title('verilog_Filtered_Signal_100Hz');
117     xlabel('Time(s)');
118     ylabel('Amplitude');
119 grid on;
120
121
122 subplot(4,1,2);
123
124 fid = fopen('output_2000.txt');
125 data = fscanf(fid,'%d');
126 fclose(fid);
127 plot(t_fixed,data/2^24, 'b-', 'LineWidth', 1.5);
128 title('verilog_Filtered_Signal_2000Hz');
129     xlabel('Time(s)');
130     ylabel('Amplitude');
131 grid on;
132
133 disp('All_files_and_plots_for_filtered_sine_waves_have_been_
134      generated_successfully. ');
135 % Load filter coefficients
136
137 subplot(4,1,3);
138
139 fid = fopen('output_6000.txt');
140 data = fscanf(fid,'%d');
141 fclose(fid);
142 plot(t_fixed,data/2^24, 'b-', 'LineWidth', 1.5);
143 title('verilog_Filtered_Signal_6000Hz');
144     xlabel('Time(s)');
145     ylabel('Amplitude');
146 grid on;

```

```

147 disp('All_files_and_plots_for_filtered_sine_waves_have_been_
      generated_successfully. ');
148
149 subplot(4,1,4);
150
151 fid = fopen('output_11000.txt');
152 data = fscanf(fid, '%d');
153 fclose(fid);
154 plot(t_fixed, data/2^24, 'b-', 'LineWidth', 1.5);
155 title('verilog_Filtered_Signal_-_11000Hz');
156     xlabel('Time_(s)');
157     ylabel('Amplitude');
158 grid on;
159
160 disp('All_files_and_plots_for_filtered_sine_waves_have_been_
      generated_successfully. ');

```

Listing 1: Matlab code for Signal Genration and Visualization

4 Verilog Code

```

1 module fir(
2     input wire clk,           // Clock signal
3     input wire rst_n,        // Active low reset
4     input signed [31:0] x,    // Input sample (Q8.24
        format)
5     output reg signed [31:0] y // Output filtered
        sample (Q8.24 format)
6 );
7     // Define filter coefficients (b)
8     reg signed [31:0] coeffs [0:19]; // 20 filter
        coefficients (Q8.24 format)
9
10    // Shift registers for input samples (buffer)
11    reg signed [31:0] buffer [0:19]; // Shift register
        buffer
12
13    // Internal accumulator for FIR output
14    reg signed [63:0] accumulator; // Accumulator (Q8.24
        * Q8.24 gives Q16.48)
15
16    // Load filter coefficients from file
17    integer file, i, status;
18    initial begin
19        coeffs[0] <= -4894;
20        coeffs[1] <= -10754;
21        coeffs[2] <= -9052;
22        coeffs[3] <= 13025;

```

```

23         coeffs[4] <= 58336;
24         coeffs[5] <= 107984;
25         coeffs[6] <= 125575;
26         coeffs[7] <= 82259;
27         coeffs[8] <= -13974;
28         coeffs[9] <= -113010;
29         coeffs[10] <= -154735;
30         coeffs[11] <= -117770;
31         coeffs[12] <= -41762;
32         coeffs[13] <= 3039;
33         coeffs[14] <= -22379;
34         coeffs[15] <= -88604;
35         coeffs[16] <= -124388;
36         coeffs[17] <= -86346;
37         coeffs[18] <= -4717;
38         coeffs[19] <= 43988;
39     end
40
41     // Update the buffer and accumulator on each clock cycle
42     always @(posedge clk or negedge rst_n) begin
43         if (~rst_n) begin
44             // Reset buffer and accumulator on reset
45             accumulator = 64'd0;
46             for (i = 0; i < 20; i = i + 1) begin
47                 buffer[i] = 32'd0;
48             end
49         end else begin
50             // Shift the buffer (delay previous samples)
51             for (i = 19; i > 0; i = i - 1) begin
52                 buffer[i] = buffer[i - 1];
53             end
54             buffer[0] = x; // Insert new input sample at
                           // the front of the buffer
55
56             // Reset the accumulator
57             accumulator = 64'd0;
58
59             // Perform the FIR convolution (multiply-and-
                           // accumulate)
60             for (i = 0; i < 20; i = i + 1) begin
61                 accumulator = accumulator + (buffer[i] *
                           coeffs[i]);
62             end
63
64             // The output is the accumulator value (scaled
                           // back to Q8.24 format)
65             y = accumulator >> 24;
66         end
67     end
68 endmodule

```

Listing 2: Verilog FIR non-pipeline code

```
1 module fir_tb;
2     reg clk;
3     reg rst_n;
4     reg signed [31:0] x;          // Input sample (Q8.24 format
5     )
6     wire signed [31:0] y;        // Output filtered sample
7
8     // Instantiate the FIR filter module
9     fir_filter uut (
10         .clk(clk),
11         .rst_n(rst_n),
12         .x(x),
13         .y(y)
14     );
15
16     // Clock generation
17     always begin
18         #5 clk = ~clk; // Clock period of 10ns
19     end
20
21     // Memory array to hold 2400 input values
22     reg signed [31:0] input_mem [0:2399]; // Array to hold
23     2400 input samples
24     integer i;
25     integer input_file,num_samples;
26
27     // Read the input file into memory
28     initial begin
29         // Initialize signals
30         clk = 0;
31         rst_n = 0;
32         x = 32'd0;
33
34         // Apply reset
35         #10 rst_n = 1;
36
37         // Open the input file (decimal format)
38         input_file = $fopen("sinewave_2000Hz_fixed.txt", "r"
39         );
40         if (input_file == 0) begin
41             $display("Error: Unable to open input file.");
42             $finish;
43         end
44
45         num_samples = 0;
46         while (!$feof(input_file) && num_samples < 2400)
```

```

44         begin
45             if ($fscanf(input_file, "%d\n", input_mem[
46                 num_samples]) == 1)
47                 num_samples = num_samples + 1;
48
49             // Close the file after reading
50             $fclose(input_file);
51         end
52     initial begin
53
54         // Apply input samples to the filter
55         for (i = 0; i < 2400; i = i + 1) begin
56             #10 x = input_mem[i]; // Provide input sample
57                 to the filter
58                 $display("%d", y);
59         end
60
61                 $finish;
62     end
63
64
65
66
67     // Monitor the output
68     initial begin
69         $monitor("At time %t, input = %d, output = %d,
70             num_samples = %d", $time, x, y, num_samples);
71     end
72 endmodule

```

Listing 3: Verilog FIR non-pipelining testbench code

```

1
2
3 // Experiment 5:
4
5 // Mannava Venkatasai
6 // EE24MTECH12008
7 // FIR filter Design using pipe lining
8 // input is in Q14 format
9
10
11 `timescale 1ns/1ps
12 module fir_filter(
13     input wire clk,
14     input rst,
15     input signed [15:0] input_signal,

```



```

16         output reg signed[15:0] output_signal
17     );
18
19     parameter N = 123;
20
21     reg signed [15:0] filter_coeficients[0:N-1];
22     reg signed [15:0] shift_reg[0:N-1];
23     reg signed [15:0] shift_reg_temp[0:N-1];
24     reg signed [31:0] mul_reg[0:N-1];
25
26
27     integer i;
28     integer k;
29     integer count;
30     reg [31:0] d_out;
31     reg [31:0] acc;
32     reg [15:0] temp;
33
34     initial
35         begin
36
37             filter_coeficients[0] = -5;
38             filter_coeficients[1] = -11;
39             filter_coeficients[2] = -9;
40             filter_coeficients[3] = 13;
41             filter_coeficients[4] = 57;
42             filter_coeficients[5] = 105;
43             filter_coeficients[6] = 123;
44             filter_coeficients[7] = 80;
45             filter_coeficients[8] = -14;
46             filter_coeficients[9] = -110;
47             filter_coeficients[10] = -151;
48             filter_coeficients[11] = -115;
49             filter_coeficients[12] = -41;
50             filter_coeficients[13] = 3;
51             filter_coeficients[14] = -22;
52             filter_coeficients[15] = -87;
53             filter_coeficients[16] = -121;
54             filter_coeficients[17] = -84;
55             filter_coeficients[18] = -5;
56             filter_coeficients[19] = 43;
57             filter_coeficients[20] = 15;
58             filter_coeficients[21] = -53;
59             filter_coeficients[22] = -77;
60             filter_coeficients[23] = -13;
61             filter_coeficients[24] = 91;
62             filter_coeficients[25] = 140;
63             filter_coeficients[26] = 90;
64             filter_coeficients[27] = 3;
65             filter_coeficients[28] = -11;

```

```

66     filter_coeficients[29] = 87;
67     filter_coeficients[30] = 213;
68     filter_coeficients[31] = 242;
69     filter_coeficients[32] = 141;
70     filter_coeficients[33] = 15;
71     filter_coeficients[34] = 6;
72     filter_coeficients[35] = 137;
73     filter_coeficients[36] = 273;
74     filter_coeficients[37] = 249;
75     filter_coeficients[38] = 59;
76     filter_coeficients[39] = -124;
77     filter_coeficients[40] = -119;
78     filter_coeficients[41] = 63;
79     filter_coeficients[42] = 201;
80     filter_coeficients[43] = 90;
81     filter_coeficients[44] = -227;
82     filter_coeficients[45] = -469;
83     filter_coeficients[46] = -404;
84     filter_coeficients[47] = -114;
85     filter_coeficients[48] = 42;
86     filter_coeficients[49] = -204;
87     filter_coeficients[50] = -710;
88     filter_coeficients[51] = -1002;
89     filter_coeficients[52] = -751;
90     filter_coeficients[53] = -180;
91     filter_coeficients[54] = 58;
92     filter_coeficients[55] = -493;
93     filter_coeficients[56] = -1507;
94     filter_coeficients[57] = -1972;
95     filter_coeficients[58] = -991;
96     filter_coeficients[59] = 1341;
97     filter_coeficients[60] = 3799;
98     filter_coeficients[61] = 4849;
99     filter_coeficients[62] = 3799;
100    filter_coeficients[63] = 1341;
101    filter_coeficients[64] = -991;
102    filter_coeficients[65] = -1972;
103    filter_coeficients[66] = -1507;
104    filter_coeficients[67] = -493;
105    filter_coeficients[68] = 58;
106    filter_coeficients[69] = -180;
107    filter_coeficients[70] = -751;
108    filter_coeficients[71] = -1002;
109    filter_coeficients[72] = -710;
110    filter_coeficients[73] = -204;
111    filter_coeficients[74] = 42;
112    filter_coeficients[75] = -114;
113    filter_coeficients[76] = -404;
114    filter_coeficients[77] = -469;
115    filter_coeficients[78] = -227;

```

```

116     filter_coeficients[79] = 90;
117     filter_coeficients[80] = 201;
118     filter_coeficients[81] = 63;
119     filter_coeficients[82] = -119;
120     filter_coeficients[83] = -124;
121     filter_coeficients[84] = 59;
122     filter_coeficients[85] = 249;
123     filter_coeficients[86] = 273;
124     filter_coeficients[87] = 137;
125     filter_coeficients[88] = 6;
126     filter_coeficients[89] = 15;
127     filter_coeficients[90] = 141;
128     filter_coeficients[91] = 242;
129     filter_coeficients[92] = 213;
130     filter_coeficients[93] = 87;
131     filter_coeficients[94] = -11;
132     filter_coeficients[95] = 3;
133     filter_coeficients[96] = 90;
134     filter_coeficients[97] = 140;
135     filter_coeficients[98] = 91;
136     filter_coeficients[99] = -13;
137     filter_coeficients[100] = -77;
138     filter_coeficients[101] = -53;
139     filter_coeficients[102] = 15;
140     filter_coeficients[103] = 43;
141     filter_coeficients[104] = -5;
142     filter_coeficients[105] = -84;
143     filter_coeficients[106] = -121;
144     filter_coeficients[107] = -87;
145     filter_coeficients[108] = -22;
146     filter_coeficients[109] = 3;
147     filter_coeficients[110] = -41;
148     filter_coeficients[111] = -115;
149     filter_coeficients[112] = -151;
150     filter_coeficients[113] = -110;
151     filter_coeficients[114] = -14;
152     filter_coeficients[115] = 80;
153     filter_coeficients[116] = 123;
154     filter_coeficients[117] = 105;
155     filter_coeficients[118] = 57;
156     filter_coeficients[119] = 13;
157     filter_coeficients[120] = -9;
158     filter_coeficients[121] = -11;
159     filter_coeficients[122] = -5;
160
161     for(i=0;i<N;i=i+1)
162     begin
163         shift_reg[i] = 0;
164     end
165     count = 0;

```

```

166     end
167
168     always @ (posedge clk)
169     begin
170         if(rst)
171             begin
172
173                 d_out = 0;
174
175             end
176         else
177             begin
178
179                 for(i = N-1;i>0;i=i-1)
180                     begin
181                         shift_reg[i] <= shift_reg[i-1];
182                     end
183                 shift_reg_temp[0] <= shift_reg[0];
184                 if(count < N)
185                     begin
186                         shift_reg[0] <= input_signal;
187                         count <= count + 16'd1;
188                     end
189                 else
190                     begin
191                         shift_reg[0] <= 16'b0;
192                     end
193
194                 // $display("input_signal = %d",input_signal);
195                 // $display("time = %t rst = %d shift_reg = [%d%d%d%
196                                     d%d]", $time ,shift_reg[0], shift_reg[1],
197                                     shift_reg[2], shift_reg[3], shift_reg[4],rst);
198
199                 acc = 0;
200                 for(i = 0;i<N;i=i+1)
201                     begin
202                         // $display("time = %t shift_reg[%d] = %d ,acc =
203                                     %d", $time ,i,shift_reg[i],acc);
204                         mul_reg[i] <= (shift_reg[i] * filter_coeficients
205                                     [i])>>14;
206                     end
207
208                 for(i = 0;i<N;i=i+1)
209                     begin
210                         // $display("time = %t shift_reg[%d] = %d ,acc =
211                                     %d", $time ,i,shift_reg[i],acc);
212                         acc = acc + mul_reg[i];
213                     end
214
215                 output_signal <= acc;

```

```

211
212
213         end
214
215
216
217     end
218
219
220
221
222
223 endmodule

```

Listing 4: Verilog FIR pipelined testbench

```

1
2 `timescale 1ns/1ps
3 module fir_filter_tb;
4
5 reg clk;
6 reg rst;
7 reg signed [15:0] x;
8 wire signed [15:0] y;
9 integer i;
10 integer f1, read_status;
11
12 reg signed [15:0] f_input;
13
14 parameter N = 123;
15
16 fir_filter filter(
17     .clk(clk),
18     .rst(rst),
19     .input_signal(x),
20     .output_signal(y)
21 );
22
23 initial
24 begin
25     clk = 0;
26     forever #5 clk = ~clk;
27
28 end
29
30 initial begin
31     $dumpfile("wave.vcd");
32     $dumpvars(0, fir_filter_tb);
33     f1 = $fopen("input_signal_4.txt", "r");
34

```

```

35     rst = 1;
36     #15;
37     rst = 0;
38
39     for (i = 1; i <= 1308 + N -1 + 3; i++)
40     begin
41         read_status = $fscanf(f1, "%d\n", f_input);
42         x = f_input;
43         // $display("\ntime = %t input = %d, rst = %d, out =
44             %d", $time, x, rst, y);
45         $display("%d",y);
46         #10;
47     end
48
49     #10;
50     $finish;
51 end
52 endmodule

```

Listing 5: Verilog FIR pipelined code

5 Results

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	74.4 MHz	74.4 MHz	clk	

Figure 1: FMax Report non-pipelined

Analysis & Synthesis Resource Usage Summary		
<<Filter>>		
	Resource	Usage
1	Estimate of Logic utilization (ALMs needed)	602
2		
3	▼ Combinational ALUT usage for logic	1000
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	0
5	-- <=3 input functions	1000
4		
5	Dedicated logic registers	640
6		
7	I/O pins	66
8		
9	Total DSP Blocks	60
10		
11	Maximum fan-out node	clk~input
12	Maximum fan-out	640
13	Total fan-out	7068
14	Average fan-out	3.86

Figure 2: Resource utilization non-pipelined

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	66.44 MHz	66.44 MHz	clk	

Figure 3: FMax Report pipelined


Analysis & Synthesis Resource Usage Summary		
 <<Filter>>		
	Resource	Usage
1	Estimate of Logic utilization (ALMs needed)	602
2		
3	▼ Combinational ALUT usage for logic	1000
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	0
5	-- <=3 input functions	1000
4		
5	Dedicated logic registers	640
6		
7	I/O pins	66
8		
9	Total DSP Blocks	60
10		
11	Maximum fan-out node	clk~input
12	Maximum fan-out	640
13	Total fan-out	7068
14	Average fan-out	3.86

Figure 4: Resource utilization pipelined