






Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection




resnet50 · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet


16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet




16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet




16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet






---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet

4 cores / chiplet

16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection






lstm · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet

16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection




transformer · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet

16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection




transformer_cell · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet


16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet




16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet




16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection




bert_block · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet

16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection




gpt_prefill_block · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet


16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection


CNN · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection




RNN · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2

1 cores / chiplet

4 cores / chiplet

16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection


Transformer · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet




---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection


ALL17 · current retained mappings · batch 1 · 8 channels / port

Fabricated TX + RX capacity / Baseline 2


1 cores / chiplet



4 cores / chiplet



16 cores / chiplet



---- Baseline 2 = 1.0 Baseline 1 Rotation Rotation + reflection