Mixed Signal Simulation

Yongxin Zhang

March 3, 2015

Contents

1	Introduction	1
2	Use the latest version of Virtuoso	2
3	Create verilog file in Virtuoso	2
4	Add the verilog code	3
5	Create symbol for the cell	3
6	Establish the test bench	4
7	Setting virtuoso	5
8	Make config file for test bench	6
9	Establish the simulation environment	7
	9.1 Lauch the simulation file	7
	9.2 Make new test	8
	9.3 Set up simulator	9
	9.4 Set up connect rules	9
	9.5 Set the simulation Option	12

1 Introduction

In the Cadence Virtuoso environment, it is easy to do the analog simulation in Spectre. The purpose of this manual is to illustrate the process to run the mixed signal simulation in the Virtuoso. I begin with the creating of the new verilog file, how to make symbol for the verilog netlist and then how to make the simulation file. The target is to run the mixed signal successfully.

2 Use the latest version of Virtuoso

Make sure you have the latest version of Virtuoso in your account.

Check your *cshrc* file, for example, you can use the command:

```
nedit \sim /.cshrc
```

And make sure the version you are using is cadence615b:

```
source /users/iit/synopsys/source_synopsys01lnx #source /users/iit/cadence/source_cadence615lnx source /users/iit/cadence/source_cadence615b #source /users/iit/cadence/source_cadence12lnx
```


For the convenience of the simulation, I start with a very simple verilog netlist.

3 Create verilog file in Virtuoso

Just the same as we did for making new schematic file:



In the cell view, type functional with Type verilog



Note that the cell name of the cell should be the same as the module name in the verilog file.

4 Add the verilog code

The default editor for the verilog file is vi, then just add your verilog code in the file.

Then type ": wq" to escape vi and if there are errors/warnings in the verilog file, it will report.




5 Create symbol for the cell

After we escape vi without error, we will get this window automatically, of course, we need to have the symbol for this cell, so click Yes.



Now we have 2 views in our cell:




6 Establish the test bench

For the test bench, the name is not important since we don't have verilog block here.




Then add the digital symbol and analog symbol into this test bench.




Select the symbol



Add the analog block, for convenience, I use 4 inverters to connect with the output ports of the digital controller.



The schematic for the inverter is still simple.



It's a basic inverter, but compared with the verilog file, we call it analog block.

7 Setting virtuoso

We need to run this command in the cmd:

setenv AMSHOME /tools/cadence23/LDV/INCISIVE_12.10HF005

```
emini36 cds]$ virtuoso
emini36 cds]$ setenv AMSHOME /tools/cadence23/LDV/INCISIVE_12.10HF005
emini36 cds]$
```


Only need to run this command one time, once you have set, no need to run it again.

8 Make config file for test bench


In order to run the file we want to simulate, we need to make a config file for the test bench cell.



Choose the view as schematic, and library list is your working library. Set the view list with the order "functional schematic spectre symbol" and the stop list as "spectre symbol". Then click OK.




We will get the following window.



9 Establish the simulation environment

9.1 Lauch the simulation file

Click open from the config file we had above, and then add the simulation file.




Then choose create new view



And click OK and give it a name




Click OK again.




9.2 Make new test

Establish the new test and choose the view name as in config in the sub window above (Just click OK, the default is correct).



9.3 Set up simulator

Then in the ADE XL editor, setup and then simulator.



Select "ams" instead of "spctre" in simulator and click OK

9.4 Set up connect rules

In order to set the connect rule, add the connect rule in the cds.lib frist.


 $DEFINE\ connectLib\ /tools/cadence 23/LDV/INCISIVE_12.10 HF 005/tools.lnx 86/affirma_ams/etc/connect_lib\ /connectLib$

Then from the connect rules, we can see the required connect ruels




Open ADE→ Setup → Connect Rule

Select connect module from the "Built-in and Customized rules" and click customize:



Change the Description and click o.k.



List of Connect Rules Used in Simulation

Type Rule Name Details

ConnRules_18V_full_fast

Enable Disable Delete Rename Copy. Up Down Customize.

Built-in and Customized rules

Rules Name ConnectLib ConnRules_18V_full_fast

Description This is the description for ConnRules_18V_full_fast

User-defined rules for irun

Rules Names

Connect Rules/Modules Files


Browse...

Add

Click add, then select the added new connect rule and click copy:

Copy to destination library and make sure to update the Rule name field

OK Cancel Apply Help





As long as myConnectLib is defined in the cds.lib, you will be able to add the new connect rule.



9.5 Set the simulation Option

Finally you can set the simulation option, as illustrated below.





Done! Now you can run the mixed signal simulation!!!