

# Mixed Signal Simulation

Yongxin Zhang

March 3, 2015

## Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Use the latest version of Virtuoso</b>	<b>2</b>
<b>3</b>	<b>Create verilog file in Virtuoso</b>	<b>2</b>
<b>4</b>	<b>Add the verilog code</b>	<b>3</b>
<b>5</b>	<b>Create symbol for the cell</b>	<b>3</b>
<b>6</b>	<b>Establish the test bench</b>	<b>4</b>
<b>7</b>	<b>Setting virtuoso</b>	<b>5</b>
<b>8</b>	<b>Make config file for test bench</b>	<b>6</b>
<b>9</b>	<b>Establish the simulation environment</b>	<b>7</b>
9.1	Lauch the simulation file . . . . .	7
9.2	Make new test . . . . .	8
9.3	Set up simulator . . . . .	9
9.4	Set up connect rules . . . . .	9
9.5	Set the simulation Option . . . . .	12

## 1 Introduction

In the Cadence Virtuoso environment, it is easy to do the analog simulation in Spectre. The purpose of this manual is to illustrate the process to run the mixed signal simulation in the Virtuoso. I begin with the creating of the new verilog file, how to make symbol for the verilog netlist and then how to make the simulation file. The target is to run the mixed signal successfully.

## 2 Use the latest version of Virtuoso

Make sure you have the latest version of Virtuoso in your account.

Check your *cshrc* file, for example, you can use the command:

```
edit ~ /.cshrc
```


And make sure the version you are using is cadence615b:

```
source /users/iit/synopsys/source_synopsys01lnx
#source /users/iit/cadence/source_cadence615lnx
source /users/iit/cadence/source_cadence615b
#source /users/iit/cadence/source_cadence12lnx
```


For the convenience of the simulation, I start with a very simple verilog netlist.

## 3 Create verilog file in Virtuoso

Just the same as we did for making new schematic file:




In the cell view, type functional with Type verilog



Note that the cell name of the cell should be the same as the module name in the verilog file.

## 4 Add the verilog code

The default editor for the verilog file is *vi*, then just add your verilog code in the file.




```

module Test1(
    CLK,
    WREN,
    DIN,
    RESET);
    /*
    parameter word_width    = 16;
    parameter ber_width     = 30;
    parameter fer_width     = 30;
    parameter nto_width     = 30;
    parameter fsm_width    = 15;
    parameter ct_width     = 30;
    */
    /*
    CLK,
    WREN,
    DIN,
    RESET,
    send_word,
    BER,
    FER,
    NTO,


```

Then type “: wq” to escape *vi* and if there are errors/warnings in the verilog file, it will report.




## 5 Create symbol for the cell

After we escape *vi* without error, we will get this window automatically, of course, we need to have the symbol for this cell, so click Yes.




Now we have 2 views in our cell:



functional		
View	Lock	Size
functional		3k
symbol		23k

## 6 Establish the test bench


For the test bench, the name is not important since we don't have verilog block here.




Then add the digital symbol and analog symbol into this test bench.




Select the symbol



Add the analog block, for convenience, I use 4 inverters to connect with the output ports of the digital controller.



The schematic for the inverter is still simple.



It's a basic inverter, but compared with the verilog file, we call it analog block.

## 7 Setting virtuoso

We need to run this command in the cmd:


```
setenv AMSHOME /tools/cadence23/LDV/INCISIVE_12.10HF005
```

```
mini36 cds]$ virtuoso
mini36 cds]$ setenv AMSHOME /tools/cadence23/LDV/INCISIVE_12.10HF005
mini36 cds]$
```

Only need to run this command one time, once you have set, no need to run it again.

## 8 Make config file for test bench


In order to run the file we want to simulate, we need to make a config file for the test bench cell.



Choose the view as schematic, and library list is your working library. Set the view list with the order “functional schematic spectre symbol” and the stop list as “spectre symbol”. Then click OK.




We will get the following window.



## 9 Establish the simulation environment

### 9.1 Launch the simulation file


Click open from the config file we had above, and then add the simulation file.




Then choose create new view



And click OK and give it a name




Click OK again.



## 9.2 Make new test


Establish the new test and choose the view name as in config in the sub window above (Just click OK, the default is correct).





### 9.3 Set up simulator

Then in the ADE XL editor, setup and then simulator.




Select “ams” instead of “spctre” in simulator and click OK

### 9.4 Set up connect rules

In order to set the connect rule, add the connect rule in the cds.lib frist.


```
DEFINE connectLib /tools/cadence23/LDV/INCISIVE_12.10HF005/tools.lnx86/affirma_ams/etc/connect_lib  
/connectLib
```

Then from the connect rules, we can see the required connect ruels




Open ADE → Setup → Connect Rule


Select connect module from the “Built-in and Customized rules” and click *customize*:




Change the Description and click o.k.




Click add, then select the added new connect rule and click copy:



Copy to destination library and make sure to update the Rule name field





As long as myConnectLib is defined in the cds.lib, you will be able to add the new connect rule.



## 9.5 Set the simulation Option

Finally you can set the simulation option, as illustrated below.





Done! Now you can run the mixed signal simulation!!!