

Simulation and Modeling Coursework 1 Report

Kakhar Kashimov (kk2613, CID 00888084), Yuan Ye (yy813, CID 00848280)

Question 1

When k cores are either using or queued on, the lock, corresponding arrival rate is: $\lambda_k = \frac{n-k}{t_x}$, for $(0 \leq k \leq n-1)$

As described in the coursework specification, average cache-update time is proportional to the half of the total number of cores queued on the lock. Then we have the completion rate (output rate): $r_k = \frac{1}{t_c + \frac{k-1}{2} t_u}$, for $(1 \leq k \leq n)$.

Question 2

Transition from state k is equal to the transition into the state k when the system is at the equilibrium. Then the general relationship (closed-form) between state k and state $k+1$ is: $p_k \lambda_k = p_{k+1} r_{k+1}$. Therefore:

$$p_k = p_0 \prod_{i=1}^k \frac{\lambda_{i-1}}{r_i} = p_0 \left(\frac{n!}{(n-k)! t_x^k} \prod_{i=1}^k (t_c + \frac{i-1}{2} t_u) \right)$$

which gives the general solution for state k in terms of probability of state 0. Since the total probability of all states is 1,

$$p_0 \text{ can be calculated: } p_0 = \frac{1}{1 + \sum_{i=1}^n \prod_{k=1}^i \frac{\lambda_{k-1}}{r_k}} = \frac{1}{1 + \sum_{i=1}^n \frac{n!}{(n-i)! t_x^i} \prod_{k=1}^i (t_c + \frac{k-1}{2} t_u)}$$

Total population N (the mean number of cores either using or waiting for the lock) is: $N = 0 \times p_0 + \sum_{k=1}^n k p_k$

By definition, throughput is the product of completion rate multiplied by the probability of each state, which is also equal to the product of the arrival rate multiplied by corresponding probabilities: $\tau = \sum_{k=0}^{n-1} p_k \lambda_k = \sum_{k=1}^n p_k r_k$

According to the Little's Law: $W = \frac{N}{\tau}$. Hence, since t_c is service time, queuing time W_Q should be: $W_Q = W - t_c$

Question 3

From the coursework specification, "speed-up" can be expressed by: $\text{Speedup} = n - N$

Figure 1.1 and Figure 1.2 show the queuing time and speed-up against number of cores with different t_x .




Figure 1.1, W_Q




Figure 1.2, Speed-Up




Figure 1.3, Speed-Up (ideal lock)

Question 4

For an ideal ticket spinlock, completion rate becomes: $r_k = \frac{1}{t_c + t_u}$, for $(1 \leq k \leq n)$.

Corresponding speed-up with different number of cores are shown in Figure 1.3 (using the same equation for "speedup" and completion rate $r_k = \frac{1}{t_c + t_u}$). The population is illustrated in Figure 2.2.

Question 5

Collapse in the speed-up was observed in Figures 1.2 due to the average number of either executing or waiting cores (N) has been increasing faster than number of cores (n) itself. The main reason is the cache consistency which is assumed to be the bottle-neck of the spinlock tickets model. This is due to the fact that time to update every locally-cached copy of

shared memory takes $\frac{k-1}{2}t_u \mu s$ in average, hence it directly depends on number of cores executing or waiting at the moment. Thus, the more cores are waiting, the more time it takes to acquire the lock and vice versa (the more time it takes to acquire the lock the more cores will be waiting). The vicious cycle leads to the collapse in the speed-up. This means that adding additional cores to the process can result in steep decrease in performance instead of increasing it, as it seen in Figure 1.2.

In Figure 1.1, at $t_x = 300 \mu s$, a small hump can be observed. This hump actually corresponds to the speed-up collapse. Figure 2.1 demonstrates five throughput plots according to t_x values of 100, 200, 300, 400 and 500 μs . It can be clearly seen that the exact number of cores corresponding to the following collapse becomes higher as t_x increases.

As it can be seen in Figure 1.2 and Figure 1.3 whether ideal spinlock gives linear speed-up or not, clearly depends on the number of cores and parameters t_x , t_c , t_u . However, it is not a "perfectly" linear speed-up at any point. As it is demonstrated on the Figure 2.2, the population N is not constant, therefore the speed-up n/N apparently is not "perfectly" linear as n . Obviously, after certain point, increase in average number of cores either waiting or executing (N) becomes equal to increase in number of cores itself (n). At this point previously linear speed up hits the presumably never-ending plateau. According to approximation done as a part of this coursework the plateau occurs after number of cores reaches $n = \left\lceil \frac{t_x}{t_c+t_u} \right\rceil$ (the "ceiling" function. In this coursework, accuracies are 90.13% and 91.41% for $t_x = 100 \mu s$

and $t_x = 300 \mu s$ respectively). Actually, the equation of "speed up" converges to the value of $\frac{t_x}{t_c+t_u}$ (i.e. the plateau value). This can be done by simplifying the population function which should be expressed in terms of t_x , t_c , and t_u :

$$\lim_{n \rightarrow +\infty} N = \lim_{n \rightarrow +\infty} \frac{\sum_{k=1}^n k \frac{n!}{(n-k)! t_x^k} (t_c+t_u)^k}{\sum_{m=1}^n \frac{n!}{(n-m)! t_x^m} (t_c+t_u)^m} \Leftrightarrow \lim_{n \rightarrow +\infty} N = \lim_{n \rightarrow +\infty} \frac{ne^r - re^r}{e^r} = \lim_{n \rightarrow +\infty} (n - r), \text{ where } r = \frac{t_x}{t_c+t_u}.$$

In the model the t_c – the average time spent in the critical section should depend on number of cores waiting for the lock. This due to the fact, that cores actually cache not only 2 bytes of the spinlock but the whole cache line which is 64 bytes for Intel Core i3-i7. The owner core needs an exclusive access to the cache line in order to write a value to the surrounding data. However, the other cores constantly acquiring a shared access to the spinlock cache line will prevent the owning core from acquiring abovementioned exclusive access. This will result in cache miss for every write operation performed by owning core to the spinlock cache line. The throughput can be reduced by a factor of two for $k=1$ and by a factor of 10 for $k>1$ (Corbet, J. 2013) [1].

Also, another model is that one core can be reserved as a dispatcher, passing inter-core messages and managing queues. However, the bigger gets number of managed critical sections the more complicated and "slow" gets the model due to the very limited cache size.




Figure 2.1 Throughput τ




Figure 2.2, Population, N (ideal-lock)