
## BLG 322E-Computer Architecture Assignment 1-Solutions

a)



b) The cycle time is determined according to the slowest stage of the pipeline. Accordingly,

$$t_p = \max(\tau_i) + d_r = \tau_M + d_r$$

## =50ns+5ns=**55** *ns*

c) Total 4 cycles are required to complete the execution of the first task. Also, tp=55 ns.

d) tn=50(memory access)+35(8-bit adder/subtracter)+30(multiplication)+45(16-bit adder)=160 ns

i. 
$$n \rightarrow \infty$$
,  $S = \frac{n*tn}{(k+n-1)*tp} = \frac{tn}{tp} = \frac{160}{55} = 2.91 \text{ ns}$   
ii.  $n \rightarrow 5$ ,  $S = \frac{n*tn}{(k+n-1)*tp} = \frac{5*160}{(4+5-1)*160} = 1.82 \text{ ns}$ 

e) The theoratical maximum speedup is equal to the stage number of the pipeline. Accordingly,