


**BLG 322E-Computer Architecture**  
**Assignment 1-Solutions**

a)



b) The cycle time is determined according to the slowest stage of the pipeline. Accordingly,

$$t_p = \max(\tau_i) + d_r = \tau_M + d_r$$

$$= 50\text{ns} + 5\text{ns} = \mathbf{55\text{ ns}}$$

c) Total 4 cycles are required to complete the execution of the first task. Also,  $t_p = 55\text{ ns}$ .

$$T(1) = k * t_p$$

$$= 4 * 55\text{ns} = \mathbf{220\text{ ns}}$$

d)  $t_n = 50(\text{memory access}) + 35(8\text{-bit adder/subtractor}) + 30(\text{multiplication}) + 45(16\text{-bit adder}) = 160\text{ ns}$

i.  $n \rightarrow \infty, S = \frac{n * t_n}{(k+n-1) * t_p} = \frac{t_n}{t_p} = \frac{160}{55} = \mathbf{2.91\text{ ns}}$

ii.  $n \rightarrow 5, S = \frac{n * t_n}{(k+n-1) * t_p} = \frac{5 * 160}{(4+5-1) * 160} = \mathbf{1.82\text{ ns}}$

e) The theoretical maximum speedup is equal to the stage number of the pipeline. Accordingly,

$$S_{\max} = \mathbf{4}$$