



ATRENTA®

SpyGlass®-CDC Training



Agenda


- **Overview of Atrenta SpyGlass Platform and SpyGlass Environment**
 - Lab 1: Getting familiar with SpyGlass
- **Introduction to the CDC issues**
- **SpyGlass-CDC flow and methodology**
- **Setting up SpyGlass-CDC using CDC Setup Manager**
 - Lab 2: Setup for CDC Verification
- **Checking Clock/Reset Integrity**
 - Lab 3: Clock/Reset Integrity check
- **Running SpyGlass-CDC analysis**
 - Lab 4: Identifying and correcting for Metastability Issues in the Design
- **Functional Verification of synchronization structures and other CDC rules**
 - Lab 5: Identifying advanced CDC issues
- **Appendix**
- **Where to look for more**



SpyGlass Platform Overview

ATRENTA®


The SoC Design Problem




Design created with little feedback/visibility

- 💣 **RTL – SDC conflicts**
- 💣 **Simulation – Synthesis mismatch**
- 💣 **Low fault coverage**
- 💣 **Power out of budget**
- 💣 **Can't meet timing**
- 💣 **Routing congestion, will not fit die**

The Current Design Process




***Long Iterations Result
In Negative Impact On:***




***Divergent Process...
Getting Worse as Technology Advances***

SpyGlass - Analyze & Optimize Design Early



The Power of Early Design Closure®

Arenta Confidential © 2008 Arenta Inc.




***Recognize Issues at RTL
Fix and Optimize***

***Higher Productivity,
Predictability***
***Lower Cost,
Risk***

***Convergent Process
Faster Time to Market***

GuideWare – A Structured Methodology for SoC Design



Arenta Confidential © 2008 Arenta Inc.

Codifies best-in-class methods – capture/propagate design intent

Enhances existing methodology – improve productivity with better handoff

Enables communication of methodologies between partners



SpyGlass Environment Overview

ATRENTA®

Some SpyGlass Definitions

■ Methodology

A set of related Goals
(templates)

■ Goal (template)

A file containing rules and rule setup

■ Rule

Individual check for specific issues

Methodology 1

Goal 1

Rule A1
Rule A2
Rule B1
.....

Goal 2

Rule A3
Rule B2
Rule B3
.....

Goal 3

Rule A1
Rule A3
Rule B3
.....

More SpyGlass Definitions and Acronyms

■ SpyGlass Design Constraint or SGDC

- SpyGlass Design Constraint file – additional design information that is not apparent in the RTL

■ Atrenta Console

- The analysis and debug environment, with session management, analysis guidance and enhanced reporting capabilities

■ Black-Box

- Is a term for a device or system or object when it is viewed primarily in terms of its input and output characteristics

Invoking Atrenta Console


- Atrenta Console can be run in either batch or GUI mode. The default is GUI mode.

- To run SpyGlass in the default, GUI mode, type

```
spyglass or spyglass -project <project name>
```

- To run SpyGlass in batch mode, type

```
spyglass -batch -project <project name> \
[-designread|-goals|-showgoals] [-group]
```




Atrenta Console: Overview

- Atrenta Console is built on two key principles

- In-line help
- Guided Flow

- The user interface is structured into three distinct steps



Atrenta Console: Session Management

■ Built-in session management

- Allows a user to store the results of multiple analysis runs, and return to a saved session at any time
 - Facilitates session management, which allows the user to restore the results of previous analysis runs
 - A project file (<name>.prj) is an ASCII text file containing pointers to results and session status
- Projects are created in two situations
 - When reading a design into Console for the first time
 - At any other time via 'File'->'New Project' or 'File'->'Save Project As...'
- A project <name>.prj will have an associated directory <name> to store results of previously completed runs


Atrenta Console: Aggregate Reports

- Improved means of providing high level summary reports in graphical (HTML) format and spreadsheet (CSV) format
- Different levels of report granularity – block level and multi-block (chip-level) summaries
- Aggregate reports are designed to work in conjunction with existing SpyGlass reports to give single/multi-block status summaries
 - A block owner can generate summary reports for their own block
 - A design lead can generate multi-project summaries


Use of Library Cells

- Simplify user library handling by providing a unified Synopsys library and SpyGlass library to RTL

Option 1: If the library rarely changes, then simply precompile it for later use



Option 2: If the library is small or changes frequently, consider a single-step precompile flow



- Use compressed libraries for large files:
`spyglass_ic -gateslib X.lib.gz`

Blackboxes and Unsynthesizable Modules

■ Blackbox: A design unit with no structural definition

- May have no definition of any kind
- May have its internal logic hidden by translate_off/translate_on pragmas
- May be unsynthesizable

■ Unsynthesizable Modules: Restricts structural analysis

- For example, testbenches and simulation models
- Treated as blackboxes in structural analysis. Therefore –
 - Combinatorial loops are not detected
 - Clock domain crossings are not detected
 - Estimated fault coverage is low

Reporting black boxes

- The **AnalyzeBBox** rule group reports several kinds of black box, described by the sub-rules below
 - The *InfoAnalyzeBBox* rule reports the following scenarios:
 - '-stop' command line option used
 - 'assume_path' constraint specified
 - This *WarnAnalyzeBBox* rule reports the following scenarios:
 - functional view is missing in the given .sglib files
 - definition is empty or masked completely by pragmas
 - The *ErrorAnalyzeBBox* rule reports the following scenarios:
 - definition is missing
 - DesignWare components used but '-dw' option is not specified
 - could not be synthesized due to synthesis errors
 - The *FatalAnalyzeBBox* rule reports the messages generated by above WarnAnalyzeBBox and ErrorAnalyzeBBox rules and '-nobb' switch is specified.

Working with SGDC

- SGDC's are used to specify information about the design beyond what can be determined from the RTL/netlist
- Examples include clock definitions, DFT setup, Power setup, timing exceptions etc.
 - More detail in later modules of the training
- There are two ways of applying SGDC constraints in Atrenta Console
 1. When performing analysis via GuideWare where constraints are required as input, guidance is provided via setup wizards and in-line help to assist in the SGDC creation and fine-tuning process
 2. Pre-existing SGDC constraints can easily be applied when running a goal requiring them

Lab 1: Getting familiar with SpyGlass

Lab duration: 30 minutes

After completing this lab, you should be able to:


- Read the design into SpyGlass
- Run some GuideWare goals on a sample design
- Review the results and explore different debug methods
- Create SGDC for selected goals
- Waive a selected violation, and save the waivers for later use



Introduction to Clock Domain Crossing Issues



Principle of Synchronous Design



What is a Clock Domain Crossing (CDC)?

The diagram illustrates two clock domains, **clk_A** and **clk_B**, represented by rounded rectangles. A horizontal arrow points from **clk_A** to **clk_B**, indicating the direction of signal flow. Within this arrow, there are two parallel horizontal bars: a top one labeled "Control bus" and a bottom one labeled "Data bus".

clk_A
Domain

clk_B
Domain

- Data or control signals crossing from one clock domain to another
- Most designs today have many clock domains
- Asynchronous clocks give rise to CDC where signals cross from one clock domain to another
- CDC problems are subtle, intermittent, complex to debug, and typically detected in hardware
- Traditional verification techniques *do not* work well for CDC signals

Traditional Timing Analysis and their Limitations

- Timing verification
 - STA is not applicable to asynchronous interfaces, only within synchronous modules/blocks
 - Paths crossing clock domains are normally set to be false paths
 - Late in the design cycle at netlist level
- Functional simulation
 - Black-box testing is too cumbersome and not exhaustive
 - White-box testing requires user to write assertions
 - Requires writing test-benches for all the crossings
 - Is very reliant on luck (since simulation is not exhaustive), and will only detect a small subset of errors
 - Detected late in the design cycle

Clearly, existing techniques are inadequate for CDC

Types of CDC Problems

■ Problem #1: Meta-stability

How do you ensure that you have isolated metastability across clock domains so it does not affect design functionality?

■ Problem #2: Data hold problem (data loss)

How do you ensure that data from one clock domain is held long enough to be captured by the other clock domain? (Fast to slow clock, data enable sequencing)

■ Problem #3: Re-convergence (correlation)

How do you ensure that a group of converging synchronized control signals are in sync at a particular clock cycle?

■ Problem #4: Design intent across clock domains


How do you ensure that more sophisticated synchronization schemes (such as handshake, FIFO) behave according to your specifications?

■ Problem #5: Reset synchronization


How do you ensure that an asynchronous set/reset is properly synchronized for a set of flops and the reset is asynchronously asserted and synchronously de-asserted

Problem #1: Meta-stability

Meta-stability problem



Intermediate voltage value can cause incorrect value downstream





Why is this bad?

- The output of flop F2 is unpredictable

How can SpyGlass-CDC Help?

- SpyGlass-CDC identifies cases where synchronization is missing in the destination domain

Problem #1: Meta-stability




What designers typically do:

- Add an additional flop in the destination domain
- Add a mux recirculation flop in the destination domain, or
- Add a synchronization cell in the destination domain

Problem #2: Re-convergence

Re-convergence problem




Why is this bad?


- Due to branch latencies incorrect data can be processed at the re-convergent point

How can SpyGlass-CDC help?

- Flags crossings where different pairs of synchronizers converge on some combinational logic



Problem #2: Re-convergence




What designers typically do:

- Implement a gray encoder before the clock crossing and not between the clock crossing
 - Gray code ensures only one bit on the converging bus changes within one clock cycle

Problem #3: Data Hold

Data Hold problem (*Signal crosses from a fast clock domain to a slow clock domain*)




Why is this bad?

- Possible that the signal in the faster clock domain of F1 is not held long enough to be captured in the much slower clock domain of F2

How can SpyGlass-CDC help?

- For every fast-to-slow CDC crossing, a formal check is automatically carried out. If the data crossing the domain crossing is not captured, SpyGlass-CDC reports a violation has occurred.
 - A waveform trace is generated.

Problem #3: Data Hold




What designers typically do?

- Implement pulse extenders - To ensure a good margin between the data being stable and the clock edge being active


Problem #4: Design Intent (Handshake, FIFO)

- Sometime more sophisticated synchronization schemes are employed
- Handshake synch scheme: good for portability, IP, reuse
- FIFO synch scheme: good for high volume data transfer



Problem #5: Reset Synchronization

- Asynchronous reset must be deasserted synchronously
- Asynchronous deassertion of resets may put design into unintended state




asynchronous reset de-assertion in reset

reset de-assertion is synchronized and happens in *o_reset* after two clock edges

Reset Synchronizer

reset asserted asynchronously in both reset and *o_reset* together



Quiz

1. What is the difference between Synchronous clock domains and Asynchronous clock domains?
2. Are Synchronous clock domain crossings safe?
3. Name two main problem caused by Asynchronous clock domain crossings.
4. Does Metastability problem depends upon the frequency of destination clock?
5. Can static timing tool like Synopsys Prime Time detect Asynchronous Clock domain crossings?
6. Can Clock Tree Synthesis (CTS) fix clock domain crossing issue?




ATRENTA®


SpyGlass-CDC Flow and Methodology



SpyGlass-CDC Tool Flow



The Template/Goals Window



SpyGlass-CDC Recommended Methodology

■ If possible, use a divide-and-conquer approach

- Perform analysis at the block/ leaf level
 - Remove violations
 - Apply waivers
 - Apply false paths

■ Integrate blocks one at a time and move up the hierarchy

- While doing so, add appropriate constraints at the block boundaries
 - IP_block constraint
 - input/output constraint
- Include block level SGDC constraints, such as exceptions while moving up in hierarchy
- Import waivers
 - waive -import <block_name> <block-waive-file1>

■ Exclude the complex clock generation/selection logic by black-boxing this logic. Alternatively, apply a –stop constraint on these modules

- This logic is better verified using simulation