CS 233: Software Development and Validation for Medical Cyber Physical Systems

# Final Report

Software Development and Validation for a DDD Pacemaker

# Table of Contents

Syst	tem Architecture	2
Leve	el of Concern	2
Soft	tware Description	2
Haza	ard Analysis	3
Soft	tware Requirements Specification (SRS)	3
Arch	hitecture Design Chart	4
Trac	ceability Analysis	5
Veri	ification and Validation	5
1.	Model-based software development from validated model to validated code	6
2.	. Functional Validation with Physiological Models	7
3.	. Hazards Mitigation	7
Revi	rision History	8
Rem	naining Problems	8
Арр	pendix	9
Α	ppendix 1. Hazard Analysis Report	9
Α	ppendix 2: Model checking report	11
Α	ppendix 3: Traceability Document	14
Α	ppendix 4: Test Report	19
1.	. Functional Testing	19
2	Conformance Testing	20

### System Architecture

In this project we developed the software component for a DDD pacemaker. A DDD pacemaker is a dual chamber sensing and pacing system, it has two leads connected to the right atrial and right ventricle respectively. It possesses pacing and sensing capabilities both in atrium and ventricle, which is the most commonly used pacing mode nowadays to guarantee a normal myocardial function. If the rate of atrial (resp. ventricular) contractions is low, the DDD pacemaker will deliver electrical pacing through the lead in atrium (resp. ventricle), triggering atrial/ventricular contractions to increase the atrial (resp. ventricular) rate. And if the rate is high, the pacemaker won't make the situation worse.




Fig.1: System Architecture

The system architecture is shown in Fig.1. The specifications of the signals are as follows:

- Ain: Boolean event generated by the analog circuit indicating an atrial contraction.
- Vin: Boolean event generated by the analog circuit indicating a ventricular contraction.
- AP: Boolean event generated by the DDD pacemaker software indicating an atrial pacing should be delivered.
- VP: Boolean event generated by the DDD pacemaker software indicating a ventricular pacing should be delivered.
- EGM: Voltage sensed by the lead placed in the right ventricle.
- APace: The pacing voltage delivered from the atrial lead.
- VPace: The pacing voltage delivered from the ventricular lead.

### Level of Concern

### **Major**

A DDD pacemaker is a form of AV synchronous pacing system, it can generate the electrical signal required to keep the heart beat at a healthy rate. Any faulty in pacemaker may lead to fast or slow heart rate, which can cause harm or even death to the patients using them. In other words, it is a safety-critical system.

# Software Description

Sensing and pacing both atria and ventricles, a DDD pacemaker is mainly designed to treat patients with Bradycardia, during which the ventricular rate is too slow. Compared with a VVI-mode pacemaker, it can guarantee the synchrony between A-V events, and filter the noise that may affect detection of real heartbeat. The lead can sense the right atrium for the atrial sense (AS: the electrical pulse that contracts the walls of the atria) and sense the right ventricle for ventricle sense (VS: the electrical pulse that contracts the walls of the ventricle). If no AS or VS occurs within a healthy heart's time limits, the pacemaker generates electrical pulses AP or VP to contract the atrium or the ventricle, respectively.

The critical timing cycles of a DDD pacemaker is described by Barold et al. as follows.

- LRI: LRI is the longest interval between a ventricle event  $v \in \{VS, VP\}$  and the subsequent atrial pacing event (AP) with no intervening sensed events.
- URI: URI limits the ventricle pacing rate by imposing a lower limit on consecutive ventricle events  $v \in \{VS, VP\}$ .
- VRP: VRP is initiated by a ventricle event  $v \in \{VS, VP\}$ . During VRP, URI and LRI cannot be initiated or reset. During this period, a pacemaker does not respond to any incoming ventricle signals.
- AVI: AVI is the time interval between an atrial event a ∈ {AS, AP} and the following ventricle
  event.
- PVARP: PVARP is initiated by an atrial event a ∈ {AS, AP} During PVARP, a pacemaker does not respond to any incoming atrial signals. In other words, during this period no atrial events can initiate a new AVI.
- AEI: AEI is the interval between a ventricle event ν ∈ {VS, VP} and the subsequent atrial pacing event (AP) with no intervening sensed events, AEI=LRI-AVI.

# Hazard Analysis

There are 6 hazards identified from the software design:

Index	Hazard	Severity	Frequency	Mitigation	Remaining Risks	
1	Slow ventricular rate	Intolerable	Frequent	Ventricular pacing	None	
2	Slow atrial rate	Intolerable	Frequent	Atrial pacing	None	
3	Pace on T wave	Intolerable	Probable	Ventricular	None	
	1 acc on 1 wave	Intolcrabic	TTODADIC	sensing	None	
4	Pacemaker Syndrome	Minor	Frequent	Timing Cycles	None	
-	r acemaker syndrome	IVIIIIOI	Trequent	monitoring	None	
5	Atrial Tachycardia	Minor	Probable	Mode Switch	None	
5	Response (ATR)	IVIIIIOI	Probable	Algorithm	None	
6	Endless loop	Minor	Probable	None	All	
6	tachycardia (ELT)	IONIIVI	Probable	None	All	

Hazard 6 is a kind of tachycardia resulting from the sensing of retrograde P-waves by the pacemaker and due to the limitation of the current system architecture, it cannot be addressed. However, with its 'minor' severity and probable frequency, Hazard 6 is deemed "Tolerable". Hazard 1 -5 has been sufficiently mitigated by atrial/ventricular pacing and sensing with no remaining risks. The full hazard analysis report can be found in **Appendix 1**.

# Software Requirements Specification (SRS)

The goal of a DDD pacemaker is to maintain a healthy heart beat in many abnormal heart conditions. Here are 4 basic functional requirements for the software:

- 1. The software should not have deadlocks
- 2. The v-v interval should be no bigger than TLRI no matter how we set the heart rate for random heart.
- 3. A ventricle pace (VP) can only happen at least TURI after a ventricle event (VS VP).
- 4. The ventricular rate should not be faster or equal to URL for more than 30 beats.

### Architecture Design Chart

The interface for the DDD pacemaker software is shown in Fig. 2. The software takes Ain and Vin events as inputs, and outputs AP and VP events. There are eight parameters which are programmable for each individual patient.

- TLRI def, TURI def, TAVI def, TPVARP def, TVRP def: 5 constant timing circles defined as before.
- triggerRate: The maximum intervals(ms) between two 'fast' atrial events (for ATR monitoring)
- entry\_count\_def: The minimal limit number of two consecutive 'fast' atrial events. And once reaches it, the system will start **Duration**, and counter for Duration is begin to counting.
- duration\_def: The time interval used to confirm the detection of SVT in **Duration**, actually it is the
  minimal limit number of ventricle events in Duration. Once reached, our pacemaker will switch to
  VDI-mode. And any time the entry\_count reaches zero, the **Duration** will be terminated and the
  pacemaker should switch back to DDD mode.




Fig 2: Interface for the DDD pacemaker software

The software design is shown in Fig. 3. There are 7 components which execute every 1ms following the Execution Order as follows.

- **VRP** component takes Vin as input and outputs VS event when the Vin event arrived TVRP after a ventricular event (VS, VP).
- **PVARP** component takes Ain as input and outputs AS (resp. AR) event when the Ain event (resp. don't) arrived TVRP after an atrial event (AS, AP).
- **URI** component monitors the time after each ventricular event (VS, VP), and set URI\_block as false if the time exceeds TURI, otherwise true.
- **AVI** component monitors the time after each atrial event (AS, AP). If no ventricle events (VS, VP) are received, it will output VP event once the time exceeds TAVI and URI is not blocked.
- LRI component monitors the time after each ventricular event (VS, VP), and outputs VP event if the time exceeds TLRI.
- **Pre\_duration\_Counter** component takes AS or AR as inputs, and updates variable 'preCounter' which denotes the number of fast consecutive 'fast' Atrial inputs (AS or AR).

• **Duration** component monitors *preCounter* and *durCounter* to start **Duration** once *preCounter* reaches entry\_count\_def and switch to VDI-mode once *durCounter* reaches duration\_def. Finally switch back to DDD-mode once *preCounter* declines to zero.




Fig 3: DDD pacemaker software design

## Traceability Analysis

The DDD pacemaker software design started from a UPPAAL model of the software. The model was then manually translated into Stateflow chart and finally Matlab code. The test cases were identified from the Stateflow model based on transition coverage criteria. Details of the traceability among specifications, identified hazards and mitigations, and Verification and Validation testing can be found in **Appendix 2.** 

### Verification and Validation

During the software development, verification and validation activities were performed to ensure the safety and efficacy of the DDD pacemaker software. The confidence in safety and effectiveness can be illustrated using a safety assurance case. The top level of the safety assurance case is shown in Fig. 4.




Fig. 4: Top level of safety assurance case

We have validated our DDD pacemaker software from the following 3 perspectives:

### 1. Model-based software development from validated model to validated code

We have adopted model-based design framework for DDD pacemaker software. A timed-automata model of the software (PM\_ATM) was first developed in UPPAAL. By pairing PM\_ATM with a series of heart models (HP\_ATM), the closed-loop system was model checked against the two software requirements, and the requirements were satisfied. The safety argument is shown in Fig.5 and details of the model checking results can be found in **Appendix 2**.




Fig. 5: Model checking in UPPAAL

PM\_ATM was then manually translated into a Stateflow model PM\_S, and then to Matlab code PM. The safety argument is shown in Fig. 6. The manual translation process ensures all transitions in PM\_ATM have correspondence in PM. Details of traceability can be found in **Appendix 3**. The conformance between PM\_S to PM was further verified using conformance testing with transition coverage criteria. Details of the conformance testing results can be found in **Appendix 4**.




Fig. 6: From validated model to validated code

### 2. Functional Validation with Physiological Models

The Matlab code PM was then validated against common heart scenarios modeled by heart models HM. The test result demonstrated that PM was able to satisfy SR under those heart scenarios. The safety argument is shown in Fig. 7, and details of the functional testing can be found in **Appendix 4**.




Fig. 7: Functional Testing

### 3. Hazards Mitigation

During the software design, all identified hazards have been sufficiently mitigated. The safety argument is shown in Fig. 8 and Fig. 9. Details of hazard analysis can be found in **Appendix 1**.




Fig. 8: Hazard Mitigation (1)




Fig. 9: Hazard Mitigation (2)

### **Revision History**

Compared with the first version of our DDD pacemaker, the newly one has removed some redundant transitions in our UPPAAL model PM\_ATM. What's more, when translating it into a Matlab code PM\_S, with the help of test cases in Appendix 4, we again removed the last one extra transition in TLRI component of our DDD pacemaker safely without losing any functionality.

# **Remaining Problems**

The remaining problem for this DDD pacemaker is ELT Hazard. According to the ELT Termination algorithm, we can confirm an ELT Hazard if the difference between the current VP-AS interval with previous intervals are within  $\pm 32$ ms for 8 consecutive times. Then the pacemaker will increase the PVARP period to 500ms and ELT will then be terminated. However, in this solution, different AV conductions require different timing-limit. For example, if a patient has a 150ms conduction delay from A to V (or V to A), then the threshold of this termination algorithm should be set as [110ms,182ms]. However, for another patient who has a slower conduction delay with 200ms, such setting in advance will leading a false negative judgement. So a feasible solution is to set another lead to help check the flowing-direction of electrical signal, which means this new pacemaker can detect the retro-conduction from ventricle to Atrium that causes the fast ventricular rate at URL. So with this method, we don't need to set a time-limit which will be different for different conduction delay, and get a more general solution. But currently, it can't be implemented in this double-lead system design.

However, we build it in UPPAAL successfully (which means we assume another electrical signal can be sensed in AV-node by an extra lead). And we argument this solution to ELT hazard by validation. For more information, please refer to ELT part in Requirement 4 of model checking report from Appendix 2.

# **Appendix**

### Appendix 1. Hazard Analysis Report

### Hazard 1: Slow ventricular rate

- Hazardous situation
  - o Pacemaker fail to increase heart rate above 60bpm
- Sequence of events
  - A ventricular event happened
  - o 1000ms has passed
  - No ventricular event
- Harm
  - Insufficient blood supply
- Risk Control Measure: Pace the ventricle if no ventricular event 1000ms after the previous ventricular event or Pace the ventricle if no ventricular event 150ms after the previous sensed atrial event.

### Hazard 2: Slow atrial rate

- Hazardous situation
  - Pacemaker fail to increase heart rate above 60bpm
- Sequence of events
  - An atrial event happened
  - o 1000ms has passed
  - No atrial event
- Harm
  - Insufficient blood supply
- Risk Control Measure: Pace the atrium if no ventricular event 850ms after the previous ventricular event

#### **Hazard 3: Pace on T wave**

- Hazardous situation
  - o Pacemaker triggers ventricular fibrillation
- Sequence of events
  - o The patient has a sudden increased intrinsic heart rate due to physiological need
  - o A ventricular contraction occurred shortly before a ventricular pacing
  - Ventricular pacing during ventricular refractory period
  - Ventricular fibrillation triggered
- Harm
  - Insufficient blood supply
  - Death
- Risk Control Measure: introduce ventricular and atrial sensing and given VP when no ventricular event 1000ms after the previous ventricular event or no ventricular event 150ms after the previous sensed atrial event.

#### **Hazard 4: Pacemaker Syndrome**

- Hazardous situation
  - Atrial and ventricular contractions are too close to each other
- Sequence of events
  - o DDD pacemaker delivers a ventricular pace
  - An intrinsic atrial contraction happens shortly before/after
- Harm
  - Discomfort
  - Low blood pressure
- Risk Control Measure: introduce both atrial and ventricular sensing and give a VP when no sensed ventricular events within TAVI after sensing an atrial event. Or release a ventricular pace when no sensed ventricular events nor VP within TLRI. And also give an AP when no sensed atrial event within TAEI after sensing a ventricular event.

### **Hazard 5: Atrial Tachycardia Response (ATR)**

- Hazardous situation
  - Pacemaker triggers fast ventricular pacing due to atrial fibrillation, i.e. turn atrial flutter into ventricular flutter).
- Sequence of events
  - An atrial event happened
  - o 150ms has passed
  - o Pacemaker gives a ventricular pace
  - 250ms has passed
  - An atrial event happened
  - o 150ms has passed
  - Pacemaker gives a ventricular pace
  - o Repeat {4,5,6,7}
- Harm
  - Discomfort
  - Insufficient blood supply
- Risk Control Measure: automatic mode switching algorithm, which monitors Atrial Tachycardia and switch to VDI mode once a supraventricular tachycardia (SVT) is confirmed.

### Hazard 6: Endless loop tachycardia (ELT)

- Hazardous situation
  - Random heart event trigger retrograde conduction and cause fast ventricular contraction
- Sequence of events
  - A ventricular event or a ventricular pace given by pacemaker happened
  - A premature ventricular complex (PVC) was triggered and the electrical signal became a retrograde conduction.
  - An atrial event was triggered due to the retrograde conduction caused by PVC
  - o 150ms has passed

- o Pacemaker gave a ventricular pace
- o An atrial event was triggered again due to the retrograde conduction of VP signal
- Repeat {4,5,6}
- Harm
  - Discomfort
  - Low blood pressure
- Risk Control Measure
  - None

### Appendix 2: Model checking report

The DDD pacemaker software was developed as a timed-automata model in UPPAAL as shown in Fig. 10.




Fig. 10: UPPAAL model of the DDD pacemaker software

A heart model (Fig. 11) which can generate Ain and Vin at any time was paired with the DDD pacemaker model when [Aminwait,Amaxwait] and [Vminwait,Vmaxwait] are both set to [200,300], so that all possible inputs a pacemaker may encounter are covered.




Fig. 11: UPPAAL heart model

Requirement 1 was written in TCTL as:

A[] (not deadlock)

For Requirement 2, a monitor PLRL (Fig. 12) was introduced for simpler requirement specification:




Fig. 12: Monitor for Requirement 2

Requirement 2 was written in TCTL as:

A[] (PLRL.two\_v imply PLRL.t<=TLRI)

For Requirement 3, a monitor PURL (Fig. 11) was introduced for simpler requirement specification:




Fig. 13: Monitor for Requirement 3

Requirement 3 was written in TCTL as:

A[] (PURL.interval imply PURL.t==TURI)

All above 3 requirements were satisfied by the model, as shown in Fig. 12

```
A[] (not deadlock)
满足该性质.
A[] (PLRL.two_v imply PLRL.t<=TLRI)
满足该性质.
A[] (PURL.interval imply PURL.t>=TURI)
满足该性质.
```

Fig. 14: Model checking result (1)

For Requirement 4, we need refined the heart model for a more specific situation, such as: ATR and ELT. To achieve that, we introduce 'cond\_d' and 'NAV' templates to model conduction path and AV node respectively. And a monitor 'PPersist' was also introduced for a simpler requirement specification:




Fig. 15: Additional templates for Requirement 4 (left to right: cond\_d, NAV and PPersist)

Requirement 4 was written in TCTL as:

### A[] (not PPersist.err)

For ATR situation, we refined the heart model as Fig. 16, which implements a SVT with 300 bpm in Atria.




Fig. 16: A heart model in SVT

And **for ELT situation**, we add another variable '**myELTpath**' in cond\_d component of our heart model (shown in Fig. 17), which indicates that we can capture the retrograde conduction of electrical signal with an extra lead.




Fig. 17 Monitor variable 'myELTpath' of retrograde conduction

Then we need modify our VRP, PVARP, AVI and LRI component a little with the addition of 'myELTpath' variable to detect if the retro-grade conduction would lead a fast ventricular rate at URL. The transitions modified have been marked in red. We also add an extra component 'ELT' as an ELT monitor (Fig. 18).




Fig. 18 New pacemaker with ELT-termination algorithm

The model checking result of requirement 4 both for ATR and ELT case is shown in Fig. 17.

Fig. 19: Model checking result (2)

### Appendix 3: Traceability Document

This documents maintains traceability among the UPPAAL model, Stateflow model, Matlab code, software specification and test cases for the DDD pacemaker software. The UPPAAL model is shown in Fig. 20. Note that transition 1 in AVI of UPPAAL model will be mapped to TA\_1 transition in AVI component of Stateflow model in Matlab. For others, the mapping rules are similar.




Fig. 20: UPPAAL model with notations

The Stateflow model of the DDD pacemaker software is shown in Fig. 21:




Fig. 21: Stateflow model with notations

The Matlab function of the DDD pacemaker is shown below. The function is called every msec.

```
function [States,AP,VP]=HW3_YediZhang_PM(Ain,Vin,States,Param)
AP=States.AP_internal;
VP=States.VP_internal;
switch States.Cur_stateVRP
    case 'VRP_off'
    if Vin==1 %%% TV_1
```

```
States.VS=1;
            States.Cur stateVRP='VS up';
        elseif States. VP internal == 1 %%% TV 2
           States.TVRP cur=Param.TVRP def;
            States.Cur stateVRP='VRP on';
        else
        end
    case 'VS up' %%% TV 3
       States.TVRP_cur=Param.TVRP_def;
        States.VS=0;
       States.Cur_stateVRP='VRP on';
    case 'VRP on'
        if States.TVRP cur>0 %%% TV 4
           States.TVRP cur=States.TVRP cur-1;
        elseif States.TVRP cur<=0 %%% TV 5
            States.Cur stateVRP='VRP off';
        else
        end
end
switch States.Cur_statePVARP
    case 'PVARP off'
       if Ain==1 %%% TP 1
            States.AS=1;
            States.Cur statePVARP='AS up';
        elseif States.VS==1 || States.VP internal==1 %%% TP 2
            States.TPVARP cur=Param.TPVARP def;
            States.Cur statePVARP='PVARP on';
        else
       end
    case 'AS up' %%% TP 3
       States.AS=0;
       States.Cur statePVARP='PVARP off';
    case 'PVARP on'
        if Ain==1 %%% TP 4
            States.AR=1;
            States.Cur statePVARP='AR up';
        elseif States. TPVARP cur>0 %% TP 5
           States.TPVARP cur = States.TPVARP_cur-1;
        elseif States.TPVARP cur<=0 %%% TP 6
            States.Cur_statePVARP='PVARP_off';
        else
       end
    case 'AR up' %%% TP 7
       States.AR=0;
        States.TPVARP_cur = States.TPVARP cur-1;
        States.Cur statePVARP='PVARP on';
end
switch States.Cur_stateURI
    case 'URI off'
        if States.VS==1 || States.VP internal==1 %%% TU 1
            States.TURI_cur=Param.TURI_def;
            States.URI block=1;
            States.Cur_stateURI='URI_on';
        else
       end
    case 'URI on'
        if States.VS==1 || States.VP internal==1 %%% TU 2
           States.TURI cur=Param.TURI_def;
           States.URI block=1;
        elseif States. TURI cur>0 %%% TU 3
            States.TURI cur=States.TURI cur-1;
        elseif States.TURI cur<=0 %%% TU 4
            States.URI block=0;
            States.Cur_stateURI='URI_off';
        else
        end
end
switch States.Cur_stateAVI
```

```
case 'AVI off'
        if States.ifSwitch==0 && (States.AP internal==1 || States.AS==1) %%% TA 2
            States.TAVI cur=Param.TAVI def;
            States.Cur_stateAVI='AVI on';
        elseif States.ifSwitch==1 %%% TA 1
            States.Cur stateAVI='AVI off';
        e1se
        end
    case 'AVI on'
        if States.ifSwitch==0 && States.TAVI cur<=0 && States.URI block==0 %%% TA 5
            VP=1;
            States.VP_internal=1;
            States.Cur stateAVI='AVI VP up';
        elseif States.VS==1 || States.VP internal==1 || States.ifSwitch==1 %%% TA 3
            States.Cur stateAVI='AVI off;
        elseif States. if Switch == 0 & States. TAVI cur> 0 %%% TA 4
            States.TAVI cur = States.TAVI cur-1;
            States.Cur_stateAVI = 'AVI on';
        elseif States.ifSwitch==0 && States.TAVI cur<=0 && States.URI block==1 %%% TA 6
            States.Cur stateAVI='AVI on';
        else
        end
    case 'AVI_VP_up' %%% TA_7
        VP=0;
        States.VP internal=0;
        States.Cur stateAVI='AVI off';
end
switch States.Cur_stateLRI
    case 'LRI off'
        if States.ifSwitch==1 %%% TL 1
            States.TLRI cur = States.TLRI cur-1;
            States.Cur_stateLRI='SM LRI';
        elseif States. ifSwitch==0&&(States.VS==1||States.VP internal==1) %%% TL 2
            States.TLRI cur=Param.TLRI def;
        elseif States.ifSwitch==0&&States.AS==1 %%% TL 3
            States.TLRI cur = States.TLRI cur-1;
            States.Cur_stateLRI='LRI wait';
        elseif States. ifSwitch==0 && States. TLRI cur>Param. TAVI def %%% TL 4
            States.TLRI cur=States.TLRI cur-1;
        elseif States.ifSwitch==0 && States.TLRI cur<=Param.TAVI def %%% TL 5</pre>
            States.AP_up=1;
            States.AP internal=1;
            States.TLRI_cur = States.TLRI cur-1;
            States.Cur stateLRI='LRI wait';
        else
        end
    case 'LRI wait'
        if States.AP up==1 %%% TL 6
            States.AP_up=States.AP_up+1;
            AP=0:
            States.AP internal=0;
            States.TLRI cur = States.TLRI cur-1;
        elseif States.ifSwitch==0&&(States.VS==1 || States.VP internal==1) %%% TL 7
            States.TLRI cur=Param.TLRI def;
            States.Cur_stateLRI='LRI_off';
        elseif States. if Switch == 0 && States. TLRI cur> 0 %%% TL 8
            States.TLRI cur=States.TLRI cur-1;
        elseif States.ifSwitch==0&&States.TLRI cur<=0 %%% TL 9
            VP=1;
            States.VP internal=1;
            States.Cur stateLRI='LRI VP up';
        else
        end
    case 'LRI VP up'
        if States.ifSwitch==0 %%% TL 11
            VP=0:
            States.VP internal=0;
            States.TLRI cur=Param.TLRI def;
```

```
States.Cur stateLRI='LRI off';
         elseif States.ifSwitch==1 %%% TL 12
             VP=0;
             States.VP internal=0;
             States.TLRI cur=Param.TLRI def;
             States.Cur_stateLRI='SM LRI';
         else
        end
     case 'SM LRI'
        if States.ifSwitch==1&&States.VS==1 %%% TL 13
            States.TLRI cur=Param.TLRI def;
         elseif States.ifSwitch==1&&States.TLRI cur<=0 %%% TL 14
             States.VP internal=1;
             States.Cur stateLRI='LRI VP up';
         elseif States.ifSwitch==1&&States.TLRI cur>0 %%% TL 15
             States.TLRI cur=States.TLRI cur-1;
         elseif States.ifSwitch==0 %%% TL 16
             States.TLRI cur = States.TLRI cur-1;
             States.Cur stateLRI='LRI off';
         else
         end
end
 switch States.Cur statePreDur
     case 'Pre on'
         if States.monitor==0&&(States.AS==1||States.AR==1) %%% TPC 1
             States.monitor=1;
             States.TMon cur=0;
         elseif States.monitor==1&&States.AR==0&&States.AS==0 %%% TPC 2
            States.TMon cur=States.TMon cur+1;
         elseif
States.monitor==1&&(States.AR==1||States.AS==1)&&(States.TMon cur>Param.triggerRate) %%% TPC 3
             States.TMon cur=0;
             States.preCounter=States.preCounter-1;
States.monitor==1&&(States.AR==1||States.AS==1)&&(States.TMon cur<=Param.triggerRate) %%% TPC 4
             States.TMon cur=0;
             States.preCounter=States.preCounter+1;
         else
         end
end
switch States.Cur stateDur
     case 'counterMon'
         if States.preCounter>=Param.entry_count_def %%% TD_1
             States.durCounter=0;
             States.Cur_stateDur='Dur on';
        end
     case 'Dur on'
         if States.VS==1||States.VP internal==1 %%% TD 2
             States.durCounter=States.durCounter+1;
         elseif States.durCounter>Param.duration def && States.preCounter>0 %%% TD 3
             States.ifSwitch=1;
             States.Cur_stateDur='VDI on';
         elseif States.durCounter>Param.duration def && States.preCounter<=0 %%% TD 4
             States.ifSwitch=0;
             States.Cur stateDur='counterMon';
         end
     case 'VDI on'
         if States.preCounter>0 %%% TD 5
             States.Cur stateDur='VDI on';
         elseif States.preCounter<=0 %%% TD 6
             States.ifSwitch=0;
             States.durCounter=0;
             States.Cur stateDur='counterMon';
         end
  end
end
```

The Fig. 22 shows the traceability for each state and transition among the models.

Index	In matlab	In Simulink	test case(part)	Correspondence in UPPA	Specification Parameters
1	Param.TLRI_def	TLRI_def		TLRI	The maximum interval between 2 ventricular events
2	Param.TAVI_def	TAVI_def		TAVI	The minimum delay between a ventricular event and an atrial event
3	Param.TPVARP_def	TPVARP_def		TPVARP	The period after each atrial event in which no Ain is accepted
4	Param.TVRP_def	TVRP_def			The period after each ventricular event in which no Vin is accepted  The period after each ventricular event in which no Vin is accepted
5	Param.TURI def	TURI def			
6	Param.URI_block	URI_block		URI_Block	The minimal interval between 2 ventricular events The variable to record the state of URI (if it is in block state)
7					
8	Param.duration_def Param.entry_count_def	duration_def entry_count_def			A monitor counter to start Duration from Pre-duration A counter measures fast-events in Pre-duration
				entry_count	A Counter measures rast-events in rie-cutration
9	Param.triggerRate	triggerRate		triggerRate	sensing threshold for SVT Detector(ATR)  Local Varibales/Signals
40	0	I m or i	1	0 : 11	
10	States.ifSwitch	ifSwitch		Switch!	Switch to VDI Pacemaker
11	States.VS	VS		VS	Internal event indicating sensed ventricular event
12	States.VP_internal	VP_internal AS		all VP PVARP-3	Internal event indicating VP is true
13	States.AS	AR		1 17 11 11 0	Internal event indicating sensed atrial event
14	States.AR				Internal event indicating unsensed atrial event
15	States.AP_internal	AP_internal		LRI-5,6	Internal event indicating AP is true
16	States.AP_up	AP_up		LIBI BL I	additional variable used in simulink&matlab for track in LRI: To classify If there exists a AS when LRI is in the initial state or tigger a VP
17	States.URI_block	URI_block		URI_Block	A varibale monitoring if URI is in block state, avi need to wait until URI unlocked to send a VP
18	States.TVRP_cur	TVRP_cur		VRP-t	clock in VRP
19	States.TPVARP_cur	TPVARP_cur		PVARP-t	clock in PVARP
20	States.TAVI_cur	TAVI_cur		AVI-t	clock in AVI
21	States.TLRI_cur	TLRI_cur			clock in LRI
22	States.TURI_cur	TURI_cur		URI-t	clock in URI
23	States.TMon_cur	TMon_cur		CounterModel-t	clock in CounterModel
24	States.monitor	monitor			Start monitors on intervals between two atrial events
25	States.preCounter	preCounter			A counter to record number of fast-interval
26	States.durCounter	durCounter		Duration-durCount	Ventricular-event-timer for duration
-	T1	T-1		Initial Conse	Initialization
0	T1	T1		Initial State	Initial internal events, output events and timers
	7.4	In. a	In 40 04 05		VRP
27	TV_1	TV_1	6,12,61,65,69,73,79		receive a sensed Vin, sent VS to Pacemaker, and get into VRP
	TV_3	TV_3	7,13,62,66,70,74,80	3	
	TV_2	TV_2	21,27,34,41,48,87	2	receive VP and get into VRP-period
30	TV_4	TV_4	8,9,10,14,21,28,35,4	4	VRP-period
31	TV_5	TV_5	11,15,22,29,36,43,60	15	get out of VRP-period
					PVARP
	TP_1	TP_1	2,4,16,24,31,38,83	1	receive a sensed Ain, sent AS to Pacemaker
34	TP_3	TP_3	3,5,17,25,32,39,84	3	
	TP_2	TP_2	6,12,20,27,34,41,48,		receive Ventricular event and get into PVARP-period
36	TP_5	TP_5	7,13,62,66,70,74,90	5	PVARP-period
35	TP_4	TP_4	8,49,51,53,55,57,75,	4	receive a unsensed Ain, sent AR to Pacemaker
38	TP_7	TP_7	9,50,54,56,68,76,89	7	
37	TP_6	TP_6	10,14,21,28,35,42,59	6	get out of PVARP-period
					Pre_duration
	TPC_1	TPC_1	2	1	get into pre-duration monitor
	TPC_2	TPC_2	3,4,6,7,10,11-15,17-		
	TPC_3	TPC_3	24,31,38,75,83,88		a Fast-event
42	TPC_4	TPC_4	5,8,9,16,49,51,53,55	4	a slow-event
					Duration
	TD_1	TD_1	16,57	1	Enter Duration in SVT-algorithm
	TD_2	TD_2	19,26,33,61,65,69	2	Duartion terminate
45	TD_3	TD_3	73	3	after duration, counter value is negative, still remain in DDD-mode
	TD_4	TD_4	40		after duration, counter value is positive, switch to VDI Pacemaker
	TD_5	TD_5	74-88		stay in VDI-mode
48	TD_6	TD_6	89	6	switch back to DDD-mode
					AVI
49	TA_1	TA_1	74-89	1	Switch to VDI Pacemaker, and switch back, since AVI shouldn't work in VDI-mode
	TA_2	TA_2	2,16,24,31,38,46	2	Recevie an sensed atrial event, begin AVI
51	TA_3	TA_3	6	3	receive Ventricular event and restart
	TA_4	TA_4	3,4,5,17,25,32,39,47		wait AVI-period ends
	TA_5	TA_5	19,26,33,40	5	pacemaker is not in URI, a VP is triggered
54	TA_6	TA_6	18	6	pacemaker is in URI(URI is blocked), a VP won't be triggered until URI is unblocked
55	TA_7	TA_7	20,27,34,41,48	/	An interal transition in uppaal
		I	I		LRI
	TL:1	TL1	74	1	Switch to VDI Pacemaker, and the timer is kept
57	TL_2	TL_2	12,61,65,69,73	2	Receive a Ventricular event, restart
	TL3	TL_3	2,16,24,31,38	3	receive an AS, then won't sent AP after AEI, wait to send VP directly
	TL_4	TL_4	1,7-11,13-15,20-23	4	not receive an AS, wait to sent AP
	TL_5	TL_5	45	5	no AS, no VP/VS, then send AP after AEI
61	TL_6	TL_6	46	6	
	TL_7	TL_7	6,19,26,33,40	7	Receive a Ventricular event, restart
	TL_8	TL_8	3,4	8	not receive any Ventricular event, wait to sent VP after LRI
64	TL_9	TL_9	47	9	not receive any Ventricular event, wait to sent VP after LRI
66	TL_11	TL_11	48	11	
67	TL_12	TL_12	86	12	sent VP after LRI
	TL_14	TL_14	87	14	
68	TL_13	TL_13	79,80	13	Receive a Ventricular event, restart
	TL_15	TL_15	75-78,81-85,88,89		not receive any Ventricular event, wait to sent VP after LRI
71	TL_16	TL_16	90	16	switch back to DDD-mode
					URI
	TU_1	TU_1	6,20,27,34,41,48,87	1	Receive a Ventricular event, restart URI
73	TU_2	TU_2	12,61,65,69,73,79	2	
74	TU_3	TU_3	7-11,13-18,21,22,28	3	stay in URI-period
75	TU_4	TU_4	19,23,30,37,44,85	4	get out of URI-period

Fig. 22 The traceability for each state and transition in PM\_S

# Appendix 4: Test Report

### 1. Functional Testing

Heart model HM was used to test both PM\_S and PM using common heart scenarios. The tests cover all 4 interaction patterns shown below, while satisfying Requirement 2. The test results are shown in Fig. 21.

a) Ain, Vin

- b) Ain, VP
- c) AP, Vin
- d) AP, VP
- e) Mode switch




Fig. 23 Functional testing results

# 2. Conformance Testing

The goal of conformance testing is to establish a conformance relationship between PM\_S and PM. The test cases will be generated from the Stateflow model, and the combined states which can be reached (31 reachable states) are listed as shown in Fig. 23. Note that unreachable states (855) are not list here.

VRP_off & PVARP_off & AVI_off & LRI_off & URI_off & Pre_on & counterMon	S1
VRP_off & PVARP_off & AVI_off & LRI_off & URI_off & Pre_on & Dur_on	S2
VRP_off & PVARP_off & AVI_off & LRI_off & URI_on & Pre_on & counterMon	S4
VRP_off & PVARP_off & AVI_off & LRI_off & URI_on & Pre_on & Dur_on	S5
VRP_off & PVARP_off & AVI_off & LRI_wait & URI_off & Pre_on & counterMon	S7
VRP_off & PVARP_off & AVI_off & LRI_VP_up & URI_off & Pre_on & VDI_on	S15
VRP_off & PVARP_off & AVI_off & SM_LRI & URI_off & Pre_on & VDI_on	S21
VRP_off & PVARP_off & AVI_off & SM_LRI & URI_on & Pre_on & VDI_on	S24
VRP_off & PVARP_off & AVI_on & LRI_wait & URI_off & Pre_on & counterMon	S31
VRP_off & PVARP_off & AVI_on & LRI_wait & URI_off & Pre_on & Dur_on	S32
VRP_off & PVARP_off & AVI_on & LRI_wait & URI_on & Pre_on & Dur_on	S35
VRP_off & PVARP_off & AVI_on & LRI_VP_up & URI_off & Pre_on & counterMon	S37
VRP_off & PVARP_off & AVI_VP_up & LRI_off & URI_off & Pre_on & counterMon	S49
VRP_off & PVARP_off & AVI_VP_up & LRI_off & URI_off & Pre_on & Dur_on	S50
VRP_off & AS_up & AVI_off & SM_LRI & URI_on & Pre_on & VDI_on	S96
VRP_off & AS_up & AVI_on & LRI_wait & URI_off & Pre_on & counterMon	S103
VRP_off & AS_up & AVI_on & LRI_wait & URI_off & Pre_on & Dur_on	S104
VRP_off & AS_up & AVI_on & LRI_wait & URI_on & Pre_on & Dur_on	S107
VS_up & PVARP_on & AVI_off & LRI_off & URI_on & Pre_on & counterMon	S436
VS_up & PVARP_on & AVI_off & LRI_off & URI_on & Pre_on & Dur_on	S437
VS_up & PVARP_on & AVI_off & LRI_off & URI_on & Pre_on & VDI_on	S438
VS_up & PVARP_on & AVI_off & SM_LRI & URI_on & Pre_on & VDI_on	S456
VRP_on & PVARP_off & AVI_off & LRI_off & URI_on & Pre_on & counterMon	S580
VRP_on & PVARP_off & AVI_off & LRI_off & URI_on & Pre_on & Dur_on	S581
VRP_on & PVARP_off & AVI_off & SM_LRI & URI_on & Pre_on & VDI_on	S600
VRP_on & PVARP_on & AVI_off & LRI_off & URI_on & Pre_on & counterMon	S724
VRP_on & PVARP_on & AVI_off & LRI_off & URI_on & Pre_on & Dur_on	S725
VRP_on & PVARP_on & AVI_off & SM_LRI & URI_on & Pre_on & counterMon	S742
VRP_on & PVARP_on & AVI_off & SM_LRI & URI_on & Pre_on & VDI_on	S744
VRP_on & AR_up & AVI_off & LRI_off & URI_on & Pre_on & counterMon	S796
VRP_on & AR_up & AVI_off & LRI_off & URI_on & Pre_on & Dur_on	S797
VRP_on & AR_up & AVI_off & SM_LRI & URI_on & Pre_on & VDI_on	S816

Fig. 24: Combined states

Test cases shown in Fig. 25 were generated to cover all transitions (100%) in Fig. 22. There are totally 90 test-cases used in this test procedure, and Ain (resp. Vin) signal has been marked in red (resp. orange). All output signals are in blue. It contains input, state transition covered and output in each test case.

		P0		P1				P2								P3/D0
					_		Case N									
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
time(ms) start state	49 S1	50 S1	51 S103	150	151 S103	169 S31	170 S436	220 S724	221 S796	270 S724	320 S580	330 S4	331 S436	441 \$724	480 \$580	500 S4
Input	49ms	Ain	1ms	S31 Ain	1ms	Vin	1ms	Ain	1ms	49ms	50ms	Vin	1ms	100ms	50ms	Ain
VRP	401113	Zill	11113	AIII	21113	1	3	4	4	4	5	1	3	4	5	74111
PVARP		1	3	1	3	2	5	4	7	6		2	5	6		1
AVI		2	4	4	4	3										2
LRI	4	3	8	8	8	7	4	4	4	4	4	2	4	4	4	3
URI						1	3	3	3	3	3	2	3	3	3	3
Pre		1	2	2	4	2	2	4	4	2	2	2	2	2	2	4
Dur		AS		AS		VS		AR				VS				AS
output finish state	S1	S103	S31	S103	S31	S436	S724	S796	S724	S580	S4	S436	S724	S580	S4	S107
IIIIISII State	31	3103	331	3103	331	3430	3124	3730	3124	3300	34	3430	3124	3300	34	3107
	P3/D0			D1					P2		D2					P1
						Test-	Case N		ch (3,3)							
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
time(ms)	500	501	651	731	732	832	882	1132	1210	1211	1361	1362	1462	1512	1762	1860
start state	S4	S107	S35	S35	S50	S725	S581	S5	S2	S104	S32	S50	S725	S581	S5	S2
Input VRP	Ain	1ms	150ms	80ms	1ms 2	100ms 4	50ms	250ms	Ain	1ms	150ms	1ms 2	100ms 4	50ms	250ms	Ain
	4	2					5		- 1	-				5		- 1
PVARP AVI	1	3 4	6	5	7	6			1 2	3 4	5	7	6			2
LRI	3	8	8	7	4	4	4	4	3	8	7	4	4	4	4	3
URI	3	3	3	4	1	3	3	4			- '	1	3	3	4	
Pre	4	2	2	2	2	2	2	2	3	2	2	2	2	2	2	3
Dur	1			2							2					
output	AS			VP					AS		VP					AS
finish state	S107	S35	S35	S50	S725	S581	S5	S2	S104	S32	S50	S725	S581	S5	S2	S104
								p.o.		P 1						
			D3			Test	Coco	P0	ob (2.2)	D4						
	31	32	33	34	35	36	Case N 37	38	ch (3,3) 39	40	41	42	43	44	45	46
time(ms)	1860	1861	2011	2012	2112	2162	2412	2420	2421	2571	2572	2672	2722	2972	3422	3423
start state	S2	S104	S32	S50	S725	S581	S5	S2	S104	S32	S49	S724	S580	S4	S1	S7
Input	Ain	1ms	150ms	1ms	100ms	50ms	250ms	Ain	1ms	150ms	1ms	100ms	50ms	250ms	450ms	1ms
VRP				2	4	5					2	4	5			
PVARP	1	3		2	6			1	3		2	6				
AVI	2	4	5	7				2	4	5	7					2
LRI	3	8	7	4	4	4	4	3	8	7	4	4	4	4	5	6
URI		_		1	3	3	4	_			1	3	3	4		
Pre Dur	3	2	2	2	2	2	2	3	2	4	2	2	2	2	2	2
output	AS		VP					AS		VP					AP	
finish state	S104	S32	S50	S725	S581	S5	S2	S104	S32	S49	S724	S580	S4	S1	S7	S31
mion otaco	0201			0.20	0002			0201		0.10	0.2.					
				P-1		P0		P1		P2		P3/D0				D1
				F-1				1.4		1.2		F3/D0				
						Test-	Case N	ode Swit								
	46	47	48	49	50	Test-	52	lode Swite 53	54	55	56	57	58	59	60	61
time(ms)	3423	3572	3574	49 3600	3601	Test- 51 3610	52 3611	53 3620	54 3621	55 3630	3631	57 3640	3641	3674	3724	61 3730
start state	3423 \$7	3572 S31	3574 \$37	49 3600 \$724	3601 \$796	Test- 51 3610 \$724	52 3611 S796	53 3620 S724	54 3621 S796	55 3630 \$724	3631 \$796	57 3640 \$724	3641 S797	3674 S725	3724 \$581	61 3730 S5
start state Input	3423	3572	3574 S37 1ms	49 3600 \$724 Ain	3601 S796 1ms	Test- 51 3610 \$724 Ain	52 3611 S796 1ms	53 3620 \$724 Ain	54 3621 \$796 1ms	55 3630 \$724 Ain	3631 S796 1ms	57 3640 \$724 Ain	3641 S797 1ms	3674 \$725 33ms	3724 \$581 50ms	61 3730 S5 Vin
start state Input VRP	3423 \$7	3572 S31	3574 S37 1ms 2	49 3600 \$724 Ain 4	3601 \$796	Test- 51 3610 \$724 Ain 4	52 3611 S796 1ms 4	53 3620 \$724 Ain	54 3621 \$796 1ms 4	55 3630 \$724 Ain 4	3631 \$796 1ms 4	57 3640 \$724 Ain 4	3641 \$797 1ms 4	3674 \$725 33ms 4	3724 \$581	61 3730 S5 Vin 1
start state Input	3423 \$7	3572 S31	3574 S37 1ms	49 3600 \$724 Ain	3601 \$796 1ms 4	Test- 51 3610 \$724 Ain	52 3611 S796 1ms	53 3620 \$724 Ain	54 3621 \$796 1ms	55 3630 \$724 Ain	3631 S796 1ms	57 3640 \$724 Ain	3641 S797 1ms	3674 \$725 33ms	3724 \$581 50ms	61 3730 S5 Vin
start state Input VRP PVARP	3423 S7 1ms	3572 S31 149ms	3574 S37 1ms 2 2	49 3600 \$724 Ain 4	3601 \$796 1ms 4	Test- 51 3610 \$724 Ain 4	52 3611 S796 1ms 4	53 3620 \$724 Ain	54 3621 \$796 1ms 4	55 3630 \$724 Ain 4	3631 \$796 1ms 4	57 3640 \$724 Ain 4	3641 \$797 1ms 4	3674 \$725 33ms 4	3724 \$581 50ms	61 3730 S5 Vin 1
start state Input VRP PVARP AVI LRI URI	3423 S7 1ms	3572 S31 149ms 4 9	3574 S37 1ms 2 2 7 11	49 3600 \$724 Ain 4 4	3601 \$796 1ms 4 7 4 3	Test- 51 3610 S724 Ain 4 4 3	52 3611 S796 1ms 4 7	53 3620 S724 Ain 4 4	54 3621 S796 1ms 4 7	55 3630 S724 Ain 4 4	3631 \$796 1ms 4 7 4 3	57 3640 S724 Ain 4 4	3641 S797 1ms 4 7	3674 S725 33ms 4 6	3724 \$581 50ms 5	61 3730 S5 Vin 1 2
start state Input VRP PVARP AVI LRI URI Pre	3423 S7 1ms	3572 S31 149ms	3574 S37 1ms 2 2 7 11	49 3600 \$724 Ain 4 4	3601 S796 1ms 4 7	Test- 51 3610 \$724 Ain 4	52 3611 \$796 1ms 4 7	53 3620 \$724 Ain 4	54 3621 \$796 1ms 4 7	55 3630 S724 Ain 4 4	3631 \$796 1ms 4 7	57 3640 S724 Ain 4 4 3	3641 S797 1ms 4 7	3674 \$725 33ms 4 6	3724 \$581 50ms 5	61 3730 S5 Vin 1 2
start state Input VRP PVARP AVI LRI URI Pre Dur	3423 S7 1ms	3572 S31 149ms 4 9	3574 S37 1ms 2 2 7 11	49 3600 \$724 Ain 4 4 4	3601 \$796 1ms 4 7 4 3	Test- 51 3610 \$724 Ain 4 4 3	52 3611 S796 1ms 4 7	53 3620 \$724 Ain 4 4 3	54 3621 S796 1ms 4 7	55 3630 S724 Ain 4 4 3	3631 \$796 1ms 4 7 4 3	57 3640 S724 Ain 4 4 3	3641 S797 1ms 4 7	3674 S725 33ms 4 6	3724 \$581 50ms 5	61 3730 S5 Vin 1 2 2 2 2 2
start state Input VRP VRP PVARP AVI LRI URI URI Dur output	3423 S7 1ms 2 6	3572 S31 149ms 4 9	3574 S37 1ms 2 2 7 11 1	49 3600 \$724 Ain 4 4 4 A A AR	3601 \$796 1ms 4 7 4 3 2	Test- 51 3610 \$724 Ain 4 4 4 AR	52 3611 S796 1ms 4 7	53 3620 \$724 Ain 4 4 4 AR	54 3621 S796 1ms 4 7	55 3630 \$724 Ain 4 4 4 A	3631 \$796 1ms 4 7 4 3 2	57 3640 \$724 Ain 4 4 3 4 1 AR	3641 S797 1ms 4 7	3674 \$725 33ms 4 6 4 3 2	3724 \$581 50ms 5	61 3730 \$5 Vin 1 2 2 2 2 2 2 VS
start state Input VRP PVARP AVI LRI URI Pre Dur	3423 S7 1ms	3572 S31 149ms 4 9	3574 S37 1ms 2 2 7 11	49 3600 \$724 Ain 4 4 4	3601 \$796 1ms 4 7 4 3	Test- 51 3610 \$724 Ain 4 4 3	52 3611 S796 1ms 4 7	53 3620 \$724 Ain 4 4 3	54 3621 S796 1ms 4 7	55 3630 S724 Ain 4 4 3	3631 \$796 1ms 4 7 4 3	57 3640 S724 Ain 4 4 3	3641 S797 1ms 4 7	3674 S725 33ms 4 6	3724 \$581 50ms 5	61 3730 S5 Vin 1 2 2 2 2 2
start state Input VRP VRP PVARP AVI LRI URI URI Dur output	3423 S7 1ms 2 6	3572 S31 149ms 4 9	3574 S37 1ms 2 2 7 11 1	49 3600 \$724 Ain 4 4 4 A A AR	3601 \$796 1ms 4 7 4 3 2 \$724	Test- 51 3610 \$724 Ain 4 4 4 AR	52 3611 S796 1ms 4 7	53 3620 \$724 Ain 4 4 4 AR	54 3621 S796 1ms 4 7 4 3 2	55 3630 \$724 Ain 4 4 4 A	3631 \$796 1ms 4 7 4 3 2	57 3640 \$724 Ain 4 4 3 4 1 AR	3641 \$797 1ms 4 7 4 3 2 \$725	3674 \$725 33ms 4 6 4 3 2	3724 \$581 50ms 5 4 3 2 \$55	61 3730 \$5 Vin 1 2 2 2 2 2 2 VS
start state Input VRP VRP PVARP AVI LRI URI URI Dur output	3423 S7 1ms 2 6	3572 S31 149ms 4 9	3574 S37 1ms 2 2 7 11 1	49 3600 \$724 Ain 4 4 4 A A AR	3601 \$796 1ms 4 7 4 3 2	Test- 51 3610 S724 Ain 4 4 3 4 AR S796	52 3611 S796 1ms 4 7	ode Swit: 53 3620 \$724 Ain 4 4 3 4  AR \$8796	54 3621 S796 1ms 4 7 7	55 3630 \$724 Ain 4 4 4 A	3631 \$796 1ms 4 7 4 3 2	57 3640 \$724 Ain 4 4 3 4 1 AR	3641 S797 1ms 4 7	3674 \$725 33ms 4 6 4 3 2	3724 \$581 50ms 5	61 3730 \$5 Vin 1 2 2 2 2 2 2 VS
start state Input VRP PVARP PVARP AVI LRI URI Pre Dur output finish state	3423 S7 1ms 2 6 2 S31	3572 S31 149ms 4 9 	3574 S37 1ms 2 2 7 11 1 2 S724	49 3600 5724 Ain 4 4 3 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724	Test- 51 3610 S724 Ain 4 4 4 3 4  AR S796	52 3611 S796 1ms 4 7 4 3 2 S724	ode Switt 53 3620 S724 Ain 4 4 3 4 AR S796	54 3621 S796 1ms 4 7 4 3 2 S724	55 3630 \$724 Ain 4 4 4 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724	57 3640 \$724 Ain 4 4 4 3 4 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4	3674 \$725 33ms 4 6 4 3 2 \$581	3724 \$581 50ms 5 4 3 2 \$55 P2	61 3730 S5 Vin 1 2 2 2 2 2 2 VS S437
start state Input VRP VRP PVARP AVI LRI URI URI Dur output	3423 S7 1ms 2 6 2 S31 D1	3572 S31 149ms 4 9 2 VP S37	3574 \$37 1ms 2 2 7 11 1 2 \$724	49 3600 \$724 Ain 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2	Test- 51 3610 S724 Ain 4 4 3 4  AR S796	52 3611 S796 1ms 4 7 4 3 2 S724	ode Switt 53 3620 S724 Ain 4 4 3 4  AR S796	54 3621 S796 1ms 4 7 4 3 2 S724 S724	55 3630 \$724 Ain 4 4 4 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724 \$71 4201	57 3640 5724 Ain 4 4 3 4 1 1 AR S797	3641 \$797 1ms 4 7 4 3 2 \$725 D4	3674 \$725 33ms 4 6 4 3 2 \$581	3724 \$581 50ms 5 4 4 3 2 2 \$55 \$5	61 3730 S5 Vin 1 2 2 2 2 2 2 VS S437
start state Input VRP PVARP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state	3423 \$7 1ms 2 6 2 2 531 D1 61 3730 \$5	3572 S31 149ms 4 9 2 VP S37	3574 \$37 1ms 2 2 7 11 1 2 \$724	49 3600 \$724 Ain 4 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2	Test- 51 3610 S724 Ain 4 4 3 4 AR S796  Test- 66 3901 S437	52 3611 5796 1ms 4 7 4 3 2 S724	ode Switt 53 3620 S724 Ain 4 4 3 4 AR S796	54 3621 \$796 1ms 4 7 4 3 2  \$724  D3 ch (3,3) 69 4100 \$55	55 3630 \$724 Ain 4 4 4 3 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724	57 3640 S724 Ain 4 4 3 4 1 AR S797	3641 \$797 1ms 4 7 4 3 2 \$725 \$725 \$73 4300 \$55	3674 \$725 33ms 4 6 4 3 2 \$581 \$74 4301 \$438	3724 \$581 50ms 5 4 3 2 \$55 \$75 4350 \$744	61 3730 S5 Vin 1 2 2 2 2 2 2 VS S437
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input	3423 S7 1ms 2 6 2 S31 D1	3572 S31 149ms 4 9 2 VP S37 62 3731 S437 1ms	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 \$63 3831 \$725 100ms	49 3600 \$724 Ain 4 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2 65 3900 \$55 Vin	Test- 51 3610 S724 Ain 4 4 4 3 4  AR S796  Test- 66 3901 S437 1ms	52 3611 5796 1ms 4 7 4 3 2 5724 	ode Switt 53 3620 5724 Ain 4 4 3 4 AR \$796  S796	54 3621 S796 1ms 4 7 4 3 2 S724 S724	55 3630 S724 Ain 4 4 3 4 3 4 8 8796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 \$4201 \$725 100ms	57 3640 \$724 Ain 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 T3 4300 \$55 Vin	3674 \$725 33ms 4 6 4 3 2 \$581 74 4301 \$438 1ms	3724 \$581 50ms 5 4 3 2 \$5 \$5 \$75 4350 \$744 \$Ain	61 3730 S5 Vin 1 2 2 2 2 2 VS S437 76 4351 S816 1ms
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP	3423 S7 1ms 2 6 2 S31 D1 61 3730 S5 Vin 1	3572 S31 149ms 4 9 2 VP S37 62 3731 S437 1ms 3	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 63 3831 \$725 100ms 4	49 3600 \$724 Ain 4 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2 65 3900 \$55 Vin	Test- 51 3610 S724 Ain 4 4 4 3 3 4  AR S796  Test- 66 3901 S437 1ms 3	52 3611 S796 1ms 4 7 4 3 2 S724 S724 Case N 67 4001 S725 100ms 4	ode Switt 53 3620 S724 Ain 4 4 3 4 AR S796	54 3621 5796 1ms 4 7 4 3 2 5724 5724 D3 ch (3,3) 69 4100 S5 Vin	55 3630 5724 Ain 4 4 4 3 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 71 4201 \$725 100ms 4	57 3640 S724 Ain 4 4 3 4 1 AR S797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 73 4300 \$55 Vin	3674 \$725 33ms 4 6 4 3 2 \$581 74 4301 \$438 1ms 3	3724 \$581 50ms 5 4 3 2 \$55 \$5 \$75 4350 \$744 Ain 4	61 3730 S5 Vin 1 2 2 2 2 2 2 VS S437
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state Input VRP YRP YRP	3423 \$7 1ms 2 6 2 2 531 D1 61 3730 \$5	3572 S31 149ms 4 9 2 VP S37 62 3731 S437 1ms	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 \$63 3831 \$725 100ms	49 3600 \$724 Ain 4 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2 65 3900 \$55 Vin	Test- 51 3610 S724 Ain 4 4 4 3 4  AR S796  Test- 66 3901 S437 1ms	52 3611 5796 1ms 4 7 4 3 2 5724 	ode Switt 53 3620 5724 Ain 4 4 3 4 AR \$796  S796	54 3621 \$796 1ms 4 7 4 3 2  \$724  D3 ch (3,3) 69 4100 \$55	55 3630 S724 Ain 4 4 3 4 3 4 8 8796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 \$4201 \$725 100ms	57 3640 \$724 Ain 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 T3 4300 \$55 Vin	3674 \$725 33ms 4 6 4 3 2 \$581 \$74 4301 \$438 1ms 3 5	3724 \$581 50ms 5 4 3 2 \$5 \$5 \$7 4 4350 \$744 \$4 \$4 \$4 \$4	61 3730 S5 Vin 2 2 2 2 2 VS S437 76 4351 S816 1ms 4
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP	3423 S7 1ms 2 6 2 S31 D1 61 3730 S5 Vin 1	3572 S31 149ms 4 9 2 VP S37 62 3731 S437 1ms 3	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 63 3831 \$725 100ms 4	49 3600 \$724 Ain 4 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2 65 3900 \$55 Vin	Test- 51 3610 S724 Ain 4 4 4 3 3 4  AR S796  Test- 66 3901 S437 1ms 3	52 3611 S796 1ms 4 7 4 3 2 S724 	ode Switt 53 3620 5724 Ain 4 4 3 4 AR \$796  S796	54 3621 5796 1ms 4 7 4 3 2 5724 5724 D3 ch (3,3) 69 4100 S5 Vin	55 3630 5724 Ain 4 4 4 3 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 71 4201 \$725 100ms 4	57 3640 \$724 Ain 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 73 4300 \$55 Vin	3674 \$725 33ms 4 6 4 3 2 \$581 74 4301 \$438 1ms 3	3724 \$581 50ms 5 4 3 2 \$55 \$5 \$75 4350 \$744 Ain 4	61 3730 S5 Vin 1 2 2 2 2 2 2 VS S437
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI	3423 S7 1ms 2 6 2 S31 D1 61 3730 S5 Vin 1	3572 S31 149ms 4 9 2 VP S37 62 3731 S437 1ms 3 5	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 63 3831 \$725 100ms 4	49 3600 \$724 Ain 4 4 4 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 2 \$724 D2 65 3900 \$55 Vin	Test- 51 3610 S724 Ain 4 4 4 3 3 4  AR S796  Test- 66 3901 S437 1ms 3	52 3611 S796 1ms 4 7 4 3 2 S724 	ode Switt 53 3620 5724 Ain 4 4 3 4 AR \$796  S796	54 3621 5796 1ms 4 7 4 3 2 5724 5724 D3 ch (3,3) 69 4100 S5 Vin	55 3630 5724 Ain 4 4 4 3 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 71 4201 \$725 100ms 4	57 3640 \$724 Ain 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 73 4300 \$55 Vin	3674 \$725 33ms 4 6 4 3 2 \$581 \$74 4301 \$438 1ms 3 5 1	3724 \$581 50ms 5 4 3 2 2 \$55 P2 75 4350 \$744 Ain 4 4 1	61 3730 S5 Vin 1 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP LIRI URI URI URI URI URI URI URI URI URI	3423 S7 1ms 2 6 2 2 531 D1 61 3730 S5 Vin 1 2 2 2	3572 S31 149ms 4 9 2 VP S37 62 3731 S437 1ms 3 5	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 \$63 3831 \$725 100ms 4 6	49 3600 \$724 Ain 4 4 4 3 3 4 AR \$796	3601 \$796 1ms 4 7 4 4 7 4 4 3 3 2 \$724 \$724 \$724 \$724 \$724 \$724 \$724 \$724 \$725 \$726	Test- 51 3610 S724 Ain 4 4 4 3 4  AR S796  Test- 66 3901 S437 1ms 3 5	52 3611 S796 1ms 4 7 4 3 2 S724 Case N 67 4001 S725 100ms 4 6	ode Switt- 53 3620 \$724 Ain 4 4 4 3 4 4 S796  ode Switt- 68 4051 \$581 50ms 5	54 3621 5796 1ms 4 7 4 3 2 S724 S724 D3 ch (3,3) 69 4100 S5 Vin 1 2	55 3630 \$724 Ain 4 4 4 3 4 AR \$796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$725 100ms 4 6	57 3640 \$724 Ain 4 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 3 2 \$725 \$725 D4 73 4300 \$55 Vin 1 2	3674 \$725 33ms 4 6 4 3 2 \$581 \$74 4301 \$4301 \$4301 \$4301 \$5438 1ms 3 5 1 1 1 2	3724 \$581 50ms 5 4 4 3 2 \$5 \$5 \$5 \$5 \$5 \$5 \$75 4350 \$744 \$Ain 4 4 1 15 3 3 3 3 3 3 3 3 3 3 3 3 3	61 3730 S5 Vin 1 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state Input VRP VRP LII URI Pre LII URI Pre LII URI PRE LII URI URI PVARP AVI LRI URI PPE DUT	3423 \$7 1ms 2 6 2 2 531 D1 61 3730 \$5 Vin 1 2 2 2 2 2 2	3572 S31 149ms 4 9 VP S37 S37 62 3731 S437 1ms 3 5	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 \$724 \$725 100ms 4 6 4 3	49 3600 \$724 Ain 4 4 4 3 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 3 2 \$724 D2 65 3900 \$5 Vin 1 2 2 2 2 2 2 2	Test- 51 3610 S724 Ain 4 4 4 3 4  AR S796  Test- 66 3901 S437 1ms 3 5 4 3	52 3611 5796 1ms 4 7 7 4 3 2 S724 S724 	ode Switt 53 3620 \$724 Ain 4 4 4 3 4 AR \$796  lode Switt 68 4051 \$581 \$50ms 5	54 3621 5796 1ms 4 7 4 3 2 5724 S724 S724 D3 ch (3,3) 69 4100 S5 Vin 1 2 2 2 2	55 3630 5724 Ain 4 4 4 3 4 AR S796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$724 \$725 100ms 4 6 6 4 3 3	57 3640 \$724 Ain 4 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 73 4300 \$5 Vin 1 2 2 2 2 2 2 3	3674 \$725 33ms 4 6 4 3 2 \$581 \$74 4301 \$438 1ms 3 5 1	3724 \$581 50ms 5 3 2 \$55 \$75 4350 \$744 Ain 4 4 1 15 3 3 3	61 3730 S5 Vin 1 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 1
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LI	3423 S7 1ms 2 6 2 2 531 531 51 61 3730 S5 Vin 1 2 2 2 2 2 2 2	3572 S31 149ms 4 9 VP S37 62 3731 S437 1ms 3 5	3574 S37 Ims 2 2 7 111 2 S724 S724  63 3831 S725 100ms 4 6 4 3 2	49 3600 \$724 Ain 4 4 4 4 4 3 4 4 8 8796 4 3881 \$581 50ms 5 5	3601 \$796 1ms 4 7 4 3 2 \$724	Test- 51 3610 \$724 Ain 4 4 4 3 4  AR \$796  Test- 66 3901 \$437 1ms 3 5 4 4 3 2	52 3611 S796 1ms 4 7 4 3 2 S724 S724 -Case N 67 4001 S725 100ms 4 6	ode Switt 53 3620 \$724 Ain 4 4 4 3 4 AR \$796  Ode Switt 68 4051 \$581 50ms 5	54 3621 S796 1ms 4 7 7 4 3 2 2 2 2 2 2 VS	55 3630 \$724 Ain 4 4 4 3 3 4 8 8796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2	57 3640 \$724 Ain 4 4 4 3 3 4 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 \$725 \$73 4300 \$5 Vin 1 2 2 2 2 3 4 7 7	3674 \$725 33ms 4 6 4 4 3 2 \$581 74 4301 \$438 1ms 3 5 1 1 3 5 5	3724 \$581 50ms 5 4 4 3 2 \$5 \$5 \$5 \$75 4350 \$744 \$Ain 4 4 1 15 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state Input VRP VRP LII URI Pre LII URI Pre LII URI PRE LII URI URI PVARP AVI LRI URI PPE DUT	3423 \$7 1ms 2 6 2 2 531 D1 61 3730 \$5 Vin 1 2 2 2 2 2 2	3572 S31 149ms 4 9 VP S37 S37 62 3731 S437 1ms 3 5	3574 \$37 1ms 2 2 7 11 1 2 \$724 \$724 \$724 \$725 100ms 4 6 4 3	49 3600 \$724 Ain 4 4 4 3 3 4 AR \$796	3601 \$796 1ms 4 7 4 3 3 2 \$724 D2 65 3900 \$5 Vin 1 2 2 2 2 2 2 2	Test- 51 3610 S724 Ain 4 4 4 3 4  AR S796  Test- 66 3901 S437 1ms 3 5 4 3	52 3611 5796 1ms 4 7 7 4 3 2 S724 S724 	ode Switt 53 3620 \$724 Ain 4 4 4 3 4 AR \$796  lode Switt 68 4051 \$581 \$50ms 5	54 3621 5796 1ms 4 7 4 3 2 5724 S724 S724 D3 ch (3,3) 69 4100 S5 Vin 1 2 2 2 2	55 3630 5724 Ain 4 4 4 3 4 AR S796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$724 \$725 100ms 4 6 6 4 3 3	57 3640 \$724 Ain 4 4 4 3 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 D4 73 4300 \$5 Vin 1 2 2 2 2 2 2 3	3674 \$725 33ms 4 6 4 3 2 \$581 \$74 4301 \$4301 \$4301 \$4301 \$5438 1ms 3 5 1 1 1 2	3724 \$581 50ms 5 3 2 \$55 \$75 4350 \$744 Ain 4 4 1 15 3 3 3	61 3730 S5 Vin 1 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LI	3423 S7 1ms 2 6 2 2 531 531 51 61 3730 S5 Vin 1 2 2 2 2 2 2 2	3572 S31 149ms 4 9 VP S37 62 3731 S437 1ms 3 5	3574 S37 Ims 2 2 7 111 2 S724 S724  63 3831 S725 100ms 4 6 4 3 2	49 3600 \$724 Ain 4 4 4 4 4 3 4 4 8 8796 4 3881 \$581 50ms 5 5	3601 \$796 1ms 4 7 4 3 2 \$724	Test- 51 3610 \$724 Ain 4 4 4 3 4  AR \$796  Test- 66 3901 \$437 1ms 3 5 4 4 3 2	52 3611 S796 1ms 4 7 4 3 2 S724 S724 -Case N 67 4001 S725 100ms 4 6	ode Switt  53  3620  5724  Ain  4  4  4  3  4  AR  S796  Lode Switt  68  4051  S581  S0ms  5  5  5  S5  S5  S5  S5  S5  S5  S5	54 3621 5796 1ms 4 7 4 3 2 5724 5724 5724 D3 ch (3,3) 69 4100 55 Vin 1 2 2 2 2 2 2 VS	55 3630 \$724 Ain 4 4 4 3 3 4 8 8796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2	57 3640 \$724 Ain 4 4 4 3 3 4 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 7 4 3 2 5725 5725 Vin 1 2 2 2 2 2 2 3 VS \$4300 \$550 Vin 1 2 2 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5	3674 \$725 33ms 4 6 4 4 3 2 \$581 74 4301 \$438 1ms 3 5 1 1 3 5 5	3724 \$581 50ms 5 4 4 3 2 \$5 \$5 \$5 \$75 4350 \$744 \$Ain 4 4 1 15 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LI	3423 S7 1ms 2 6 2 2 531 531 51 61 3730 S5 Vin 1 2 2 2 2 2 2 2	3572 S31 149ms 4 9 VP S37 62 3731 S437 1ms 3 5	3574 S37 Ims 2 2 7 111 2 S724 S724  63 3831 S725 100ms 4 6 4 3 2	49 3600 \$724 Ain 4 4 4 4 4 3 4 4 8 8796 4 3881 \$581 50ms 5 5	3601 \$796 1ms 4 7 4 3 2 \$724	Test. 51 51 52 53 610 5724 4 4 4 4 4 4 5796 66 69 3901 1ms 5 4 3 2 5725	52 3611 S796 1ms 4 7 7 4 3 3 2 S724 S724 	ode Swith 53 53 53 5620 5724 4 4 4 4 4 3 4 4 5796 68 68 4051 50ms 5 5 4 3 2 S5	544 33621 5796 1ms 4 7 4 3 2 5724 5724 5724 1100 555 Vin 1 2 2 2 2 VS S437	55 3630 \$724 Ain 4 4 4 3 3 4 8 8796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2	57 3640 \$724 Ain 4 4 4 3 3 4 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 3 2 \$725 \$725 \$73 4300 \$5 Vin 1 2 2 2 2 3 4 7 7	3674 \$725 33ms 4 6 4 4 3 2 \$581 74 4301 \$438 1ms 3 5 1 1 3 5 5	3724 \$581 50ms 5 4 4 3 2 \$5 \$5 \$5 \$75 4350 \$744 \$Ain 4 4 1 15 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LI	3423 S7 Ims 2 6 2 531 D1 61 3730 S5 Vin 1 2 2 2 2 2 VS S437	3572 S31 149ms 4 9 2 2 VP S37 S37 S437 1ms 3 5 5 4 3 2	3574 S37 Ims 2 2 7 11 1 2 S724 S724  63 3831 S725 100ms 4 6 4 3 2	49 3600 5724 Ain 4 4 4 3 3 4 4 S796 64 3881 50ms 5	3601 \$796 1ms 4 7 4 3 2 5724 5724 D2 65 3900 \$5 Vin 1 2 2 2 2 2 VS \$4 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7	Test- 51 3610 S724 4 4 4 3 4 4 4 8 7 7 8 7 8 8 7 8 8 8 8 8 8 8 8 8	52 3611 S796 Ims 4 7 4 3 2 S724 S724 	ode Switt 53 3620 5724 4 4 4 3 4 4 S796 Code Switt 66 8it 60 8it 50 ms 5 5 5 5 p1 code Switt	544 33621 5796 1ms 4 7 4 3 2 5724 5724 5724 1100 555 Vin 1 2 2 2 2 VS S437	55 3630 \$724 Ain 4 4 4 3 4 8 \$796 70 4101 \$437 1ms 3 5 5	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$725 100ms 4 6 4 3 2	57 3640 5724 4 4 4 4 4 3 4 4 1 1 AR 5797 72 4251 50ms 5	3641 \$797 1ms 4 7 4 3 2 2 5725 D4 73 4300 \$55 Vin 1 2 2 2 2 3 VS \$77 \$77 \$77 \$77 \$77 \$77 \$77 \$7	3674 3725 33ms 4 6 4 3 2 S581 74 4301 S438 1ms 3 5 1 1 3 2 5 5 5 5 5 5 5 5 5 5 5 5 5	3724 \$581 50ms 5 4 3 2 \$55 \$75 4350 \$744 \$Ain 4 4 4 1 15 3 3 5 \$AR \$816	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LRI URI Pre Dur output finish state	3423 S7 1ms 2 6 2 2 531 531 51 61 3730 S5 Vin 1 2 2 2 2 2 2 2	3572 S31 149ms 4 9 VP S37 62 3731 S437 1ms 3 5	3574 S37 Ims 2 2 7 111 2 S724 S724  63 3831 S725 100ms 4 6 4 3 2	49 3600 \$724 Ain 4 4 4 4 4 3 4 4 8 8796 4 3881 \$581 50ms 5 5	3601 \$796 1ms 4 7 4 3 2 \$724	Test. 51 51 52 53 610 5724 4 4 4 4 4 4 5796 66 69 3901 1ms 5 4 3 2 5725	52 3611 S796 1ms 4 7 7 4 3 3 2 S724 S724 	ode Swith 53 53 53 5620 5724 4 4 4 4 4 3 4 4 5796 68 68 4051 50ms 5 5 4 3 2 S5	544 5796 1ms 4 7 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 \$724 Ain 4 4 4 3 3 4 8 8796	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2	57 3640 \$724 Ain 4 4 4 3 3 4 4 1 1 AR \$797	3641 \$797 1ms 4 7 4 7 4 3 2 5725 5725 Vin 1 2 2 2 2 2 2 3 VS \$4300 \$550 Vin 1 2 2 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5	3674 \$725 33ms 4 6 4 4 3 2 \$581 74 4301 \$438 1ms 3 5 1 1 3 5 5	3724 \$581 50ms 5 4 4 3 2 \$5 \$5 \$5 \$75 4350 \$744 \$Ain 4 4 1 15 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LI	3423 S7 Ims   2	3572 S31 149ms 4 9 9 2 VP S37 S37 S437 Ins 5 5 5	3574 S37 Ims 2 2 7 11 2 S724 S724 S724 S725 100ms 4 6 4 3 3 2 7 8 3 831 831 8725 100ms 4 6	49 3600 \$724 Ain 4 4 4 4 4 4 3 3 4 4 8 8796 6 4 3881 \$581 50ms 5 5	3601 \$796 1ms 4 7 4 3 2 5724 D2 65 3900 \$5 Vin 1 2 2 2 2 2 2 2 2 2 8 8 8 8 8 8 8 8 8 8 8 8 8	Test: 51 51 52 53 610 5724 4 4 4 4 4 3 4 4 4 5796  Test: 66 67 3901 S437 Ims 5 5 5 5 5 5 7 7 8 8 7 7 8 8 7 8 8 8 8 7 8 8 8 8	52 3611 S796 1ms 4 7 4 3 2 S724 S724 S724 S725 100ms 4 6 6 4 3 2 2 S725 100ms 4 6 6 7	10de Switt	544 5796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 S724 Ain 4 4 4 3 4 4 8 S796 70 4101 S437 1ms 3 5 5	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$725 100ms 4 6 4 3 2	57 3640 5724 4 4 4 4 4 1 1 AR 5797 72 4251 5881 50ms 5 5	3641 \$797 1ms 4 7 4 3 2 5725 D4 S725 D4 73 4300 \$5 Vin 1 2 2 2 2 2 3 VS \$4 VS VS VS VS VS VS VS VS VS VS	3674 3674 3785 3785 4 6 4 3 2 5581  74 4301 5438 1ns 5 1 1 1 3 2 5 5744	3724 \$581 50ms 5 4 3 2 P2 P2 75 4350 \$744 Ain 4 1 15 3 5 AR \$816	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP LRI URI Pre Dur output finish state	3423 S7 Ims   2 6 6   2   S31   D1   D1   2 2   2   VS   S437   76   4351	3572 S31 149ms 4 9 2 VP S37 S37 1ms 3 5 5 5 77 4401	3574 S37 Ims 2 2 7 11 2  5724  S724  S724  S724  S725  100ms 4 6 4 3 2  S581	49 3600 5724 Ain 4 4 4 3 3 4 4 S796 64 3881 50ms 5 5	3601 \$796 1ms 4 7 4 3 2 \$724 D2 65 3900 \$55 Vin 1 2 2 2 2 2 2 Vin \$4,000 \$1,000	Test- 51 3610 5724 4 4 4 4 3 4 4 4 3 3 4 4  ARR 5796 66 3901 1ms 5 5  Test- 4 3 2  Test- 4 4 6601	52 3611 S796 1ms 4 7 4 3 2 S724 S724 Case N 67 4001 S725 100ms 4 4 3 2	ode Switt 53 3620 5724 4 4 4 3 4 4 3 4 4 5796 688 681 50ms 5 5 1 1 50ms 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	54 5796 1ms 4 7 4 3 2 5724	55 3630 5724 Ain 4 4 4 3 3 4 4 S796 70 4101 5437 1ms 3 3 5 5 5725	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$725 100ms 4 6 4 3 2 2 \$725 100ms 4 6	57 3640 5724 4 4 4 4 4 3 4 4 1 1 AR 5797 72 4251 50ms 5 5	3641 \$797 1ms 4 7 4 3 2 5725 D4 73 4300 \$55 Vin 1 2 2 2 2 2 2 2 2 3 VS \$5438 PO	3674 \$725 \$725 33ms 4 6 6 4 3 2 \$5581  74 4301 \$5438 1ms 5 1 1 3 2 5 \$744  \$744	3724 \$581 50ms 5 4 3 2 8581 75 4350 75 4350 75 4350 75 4450 44 44 41 15 3 3 5 AR 8816	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3 3 2 5
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP AVI LRI URI Pre Dur output finish state	3423 S7 Ims  2 2 6 61 3730 S5 Vin 1 2 2 2 VS S437  76 4351 S816 Ims	3572 3572 4 4 9 2 VP S37 537 4 3 5 4 3 2 77 4401 S744 S0ms 4	3574 S37 Ims 2 2 7 11 1 2  S724  S724  63 3831 S725 100ms 4 6 4 3 2  S581	49 3600 5724 Ain 4 4 4 3 3 4 AR \$796 64 3881 \$581 \$50ms 5 \$7 2 \$7 4 4 4 3 3 57 57 57 57 57 57 57 57 57 57 57 57 57	3601 \$796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5736 5736 5736 5736 5736 5736 5736 5736 5736 5736 5736 5736 5737	Test: 51 51 52 53 5610 5724 4 4 4 4 3 4 4 4 3 4 4 5796  Test: 66 63 3901 1ms 3 5 5  Test: 4 3 2  \$725  Test: 4 100ms	52 3611 S796 1ms 4 7 4 3 2 S724 S724 S724 Case N 67 4001 S725 100ms 4 6 6 4 3 2 4 5 6 7 4 4 5 6 7 4 4 4 4 4 4 4 4 6 6 7 4 4 4 4 6 6 7 4 4 6 6 7 4 6 6 6 7 4 6 6 6 6 6 6 6 6 6 6 6 6 6	ode Switt 53 3620 5724 4 4 4 4 3 4 4 4 3 4 4 5796 5796 5796 5796 5796 5796 5796 5796	544 5796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 5724 Ain 4 4 4 4 3 4 4 8 8796 70 4101 5437 1ms 3 5 5	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2	57 3640 5724 Ain 4 4 4 3 3 4 4 1 1 AR 5797 72 4251 5581 5 50m 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3641 \$797 1ms 4 7 4 3 2 S725 D4 73 4300 \$55 Vin 1 2 2 2 2 2 3 VS \$787 \$79	3674 3674 4 3 2 5581 74 4301 5438 13 2 5581 5744	3724 \$581 50ms 5 4 3 2 855 435 8744 4 4 4 1 15 3 3 5 AR \$816 90 5552 \$742 1ms	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3 3 2 5
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP LRI URI Pre Dur output finish state	3423 S7 Ims   2	3572 S31 149ms 4 9 9 2 VP S37 S37 S437 Ins 5 5 77 4401 77 4401 50ms 4 50ms 4 6 6	3574 S37 Ims 2 2 7 11 2  572  S724  63 3831 S725 100ms 4 6 4 3 2  S581  78 4451 S600 S0ms 5	49 3600 \$724 Ain 4 4 4 4 4 3 3 4 4  AR \$796  64 3881 \$581 50ms 5 5  79 4500 \$24 Vin 1 2	3601 \$796 1ms 4 7 4 3 2 5724 D2 65 3900 \$5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 80 45 45 45 45 45 45 45 45 45 45	Test: 51 51 52 53 610 5724 4 4 4 4 4 3 3 4 4 4 AR Final Part    Test: 4 3 3 5 5 5 5 5 7 1ms 2 5 7 1ms 4 1 3 2 7 1ms 4 1 3 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	52 3611 S796 1ms 4 7 4 3 3 2 S724 S724 S724 	10de Switt	544 5796 1ms 4 7 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 S724 Ain 4 4 4 4 3 4 4  AR S796  70 4101 S437 Ims 3 5  4 3 2  S725	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$725 100ms 4 6 4 3 2 \$581 \$6501 \$21 600ms	57 3640 5724 4 4 4 4 4 4 3 3 4 4 1 1 AR S797 72 4251 50ms 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3641 \$797 1ms 4 7 4 3 2 5725 D4 S725 Vin 1 2 2 2 2 2 2 2 3 5 Vin 4 4 4 7 7 4 4 4 4 7 7 7 7 7 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9	3674 3674 3785 3785 4 6 4 3 2 5581  74 4301 5438 1ms 5 5 1 1 1 3 2 5 5 5744 89 89 89 15551 1ms 4 7	3724 \$581 50ms 5 4 3 2 P2 P2 P5 75 4350 \$744 Ain 4 1 15 3 3 5 8 8 8 8 90 5 8 90 90 5 8 90 90 90 90 90 90 90 90 90 90	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3 3 2 5
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP AVI LRI URI Pre Dur output finish state	3423 S7 Ims	3572 3572 4 4 9 	3574 S37 Ims 2 2 7 11 1 2 S724 S724 S725 S725 S781 S581 S581 S581	49 3600 \$724 Ain 4 4 4 4 4 4 4 5 881 50ms 5  64 3881 50ms 5  79 4500 \$24 Vin 1 2 1	3601 \$796 1ms 4 7 4 3 2 2 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5726 5736 5736 5736 5736 5736 5736 5736 5736 5736 5737 5	Test- 51 3610 5724 4 4 4 4 3 3 4 4 4  AR 8796  Test- 66 3901 1ms 3 2  Test- 81 4601 5744 61 100ms	52 3611 S796 1ms 4 7 4 3 2 S724 S724 Case N 67 4001 5725 100ms 4 4 3 2 Case N 82 4651 S600 50ms 5	ode Switt 53 520 5724 4 4 4 3 4 4 3 4 4 0006 Switt 68 68 4051 50ms 5 5 1006 Switt 43 3 2 4 1006 Switt 83 4 11	544 5796 1ms 4 7 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 S724 Ain 4 4 4 4 3 4 4 5796  70 4101 S437 1ms 3 5  \$5 4901 \$24 100ms	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2 \$5501 \$21 600ms	57 3640 5724 4 4 4 4 4 4 3 4 4 1 1 AR 5797 72 4251 55ms 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3641 \$797 1ms 4 7 4 3 2 2 5725 D4 73 4300 \$55 Vin 1 2 2 2 2 3 VS \$74 4 4 4 3 2 2 4 4 5 5 5 6 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8	3674 4 3 2 2 5 5 1 1 1 1 2 5 5 5 5 5 5 5 5 5 1 8 9 6 5 5 5 1 1 8 9 6 5 5 5 1 8 9 6 5 5 5 1 8 9 6 7 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3724 \$581 50ms 5 4 3 2 \$55 \$72 \$75 \$4350 \$744 \$4 \$4 \$4 \$1 \$1 \$3 \$3 \$5 \$6 \$744 \$6 \$744	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3 3 2 5
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LRI URI Pre Dur start state Input URI Pre Dur start state Input URI URI URI URI URI URI URI VRP Start state Input URI VRP AVI LRI URI URI VRP Dur output finish state	3423 S7 Ims 2 6 2 2 2 331 D1 D1 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D2 D3 D3 D3 D4 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	3572   S31   149ms	3574 S37 Ims 2 2 7 11 2  572  11 2  5724  63 3831 5725 100ms 4 6 4 3 2  5581  78 4451 5600 50ms 5	49 3600 \$724 Ain 4 4 4 4 4 4 3 4 4  AR \$796  64 3881 \$581 \$50ms 5 5  5  79 4500 \$24 Vin 1 1 2 1 13	3601 \$796 1ms 4 7 4 3 2 5724	Test: 51 51 52 53 5610 5724 4 4 4 4 3 4 4 4 4 3 3 4 4 Fest: 66 67 3901 5437 Ins 2 5725 5725 5725 61 4001 7744 100ms 4 6 1 15	52 3611 S796 1ms 4 7 4 3 2 S724 S724 S724 S725 4001 S725 100ms 4 6 4 3 2 S581 S581 S581 S581 S600 S0ms 5	10de Switt	544 5796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 S724 Ain 4 4 4 4 3 4 4 8 5796 70 4101 S437 1ms 3 5 5 5 85 4901 S24 100ms	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$725 100ms 4 6 4 3 2 \$581 \$6501 \$21 600ms	57 3640 5724 4 4 4 4 4 1 1 AR 5797 72 4251 5581 50ms 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3641 \$797 \$797 \$1ms 4 7 4 3 2  \$797  \$797  \$797  \$797  \$797  \$737  \$4300 \$55  \$797	3674 S725 S725 33ms 4 6 4 3 2 S581  74 4301 S438 1ms 5 1 1 3 2 5 5744  89 189 189 189 189 189 189 199 199 199	3724 \$581 50ms 5 4 3 2 75 4350 \$744 Ain 15 3 3 3 4 4 4 4 1 15 3 5 8816 90 5552 \$742 1ms 4 5	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 VS S437 76 4351 S816 1ms 4 7 1 15 3 3 2 5
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LRI URI Pre Dur start state Input URI	3423 S7 Ims  2 2 6 S31 S31 D1 D1 2 2 2 2 Vin 4 373 S5 S437	3572 S31 149ms 4 9 2 2 VP VP S37 S37 S437 1ms 5 5 77 4401 S744 4 0 6 6 6 1 1 50ms 4 0 6 0 6 0 6 0 6 0 6 0 7 0 7 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8	3574 S37 Ims 2 2 7 11 2  5724  S724  S724  S724  S725  100ms 4 6 4 3 2  S581  78 4451 S600 S0ms 5 11 15 3	49 3600 \$724 Ain 4 4 4 4 3 4 4 4 4 4 3 4 4 5796  64 3881 50ms 5 5  \$5  \$79 4500 \$\$22 \$\$2 \$\$1 1 1 1 1 1 1 2 2	3601 \$796 1ms 4 7 4 3 2 5724	Test- 51 51 52 53610 5724 4 4 4 4 4 3 3 4 4 AR S796 66 63 3901 Test- 18 3 5 5  4 4 3 2  Fest- 18 11 15 3 3	52 3611 S796 1ms 4 7 4 3 3 2 S724 S724 S725 100ms 4 6 4 3 2 S581 S581 S600 S0m S0m S0m S0m S0m S0m S0m S	10   15   15   15   15   15   15   15	544 77 43 32 5796 1ms 47 7 43 32 5724 5724 5724 5724 5724 5724 5724 572	55 3630 S724 Ain 4 4 4 4 3 4 4 4 4 4 5796  70 4101 S437 1ms 3 5  \$725  \$725  \$725  \$725  \$725  \$725  \$725  \$725	3631 \$796 1ms 4 7 4 3 2 \$724 \$725 100ms 4 6 4 3 2 \$581 \$86 \$501 \$21 600ms	57 3640 5724 4 4 4 4 4 4 1 1 AR 5797 72 4251 5581 50ms 5 5 87 5582 87 5502 815 11ms 2 2 2 1	3641 \$797 1ms 4 7 4 3 2 D4 3 2 D4 5725 Vin 1 2 2 2 2 2 2 2 2 2 2 2 3 VS S55 Vin 4 430 S5 Vin 430 S5 S5 S5 S5 S5 S5 S5 S5 S5 S5	3674 3674 3 3ms 4 6 4 3 3 2 5581  5581  5581  5581  5581  574 301 5551 501 501 501 501 501 501 501 501	3724 \$581 50ms 5 4 3 2 P2 P2 P3 P4 4350 \$744 Ain 4 4 1 15 3 3 5 8816 P3 P4 P5 P5 P5 P5 P5 P5 P5 P5 P5 P5	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP AVI LRI URI Pre Dur start state Input VRP AVI LRI URI Pre Dur output finish state	3423 S7 Ims  2 6 6 2 S31 S1 S1 S2 Vin 1 2 2 2 2 VS S437  76 4351 S816 Ims 4 7 1 15 3 2	3572 S31 149ms 4 9 2 VP S37 S37 S437 1ms 5 4 3 2 S725	3574 S37 Ims 2 2 7 11 1 2  S724  S724  S725 100ms 4 6 4 3 2  S581  78 4451 S600 50ms 5 1 15 3 2	49 3600 \$724 Ain 4 4 4 4 4 4 3 4 4 4 4  AR \$5796  64 3881 \$581 \$581 \$581 \$581 \$581 \$581 \$581 \$	3601 \$796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 573 573 573 573 573 573 573 573	Test- 51 51 52 52 53 5610 5724 4 4 4 4 4 4 566 66 69 3901 55725  Fest- 668 3 2  Fest- 668 3 1 1 1 5 5 5 66 61 1 1 15 3 2	52 3611 S796 1ms 4 7 4 3 2 S724 S724 Case N 67 4001 S725 100ms 4 6 4 3 2 Case N 6 7 4001 S725 100ms 4 6 100ms 4 100ms	10de Switt	544 5796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 S724 Ain 4 4 4 3 4 4 3 4 AR S796  70 4101 S437 Ims 3 5  42  S725	3631 \$796 1ms 4 7 4 3 2 \$724 \$724 \$71 4201 \$725 100ms 4 6 4 3 2 \$581 \$581 \$600ms	57 3640 5724 Ain 4 4 4 3 3 4 1 1 AR 5797 72 4251 5881 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3641 \$797 1ms 4 7 4 3 2 5725 D4 D4 T3 4300 \$55 Vin 1 2 2 2 2 2 2 3 VS \$430 S5 S725 P0 S5 S725 P0 S5 S797	3674 3725 3725 37378 4 6 4 3 2 5581 74 4301 5438 1ms 5 1 1 1 3 2 5 5 5 5 5 5 5 5 5 5 5 5 5	3724 \$581 50ms 5 4 3 2 75 4350 \$744 Ain 15 3 3 3 4 4 4 4 1 15 3 5 8816 90 5552 \$742 1ms 4 5	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Output finish state  time(ms) start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP PVARP AVI LRI URI Pre Dur output finish state	3423 S7 Ims  2 2 6 S31 S31 D1 D1 2 2 2 2 Vin 4 373 S5 S437	3572 S31 149ms 4 9 2 2 VP VP S37 S37 S437 1ms 5 5 77 4401 S744 4 0 6 6 6 1 1 50ms 4 0 6 0 6 0 6 0 6 0 6 0 7 0 7 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8	3574 S37 Ims 2 2 7 11 2  5724  S724  S724  S724  S725  100ms 4 6 4 3 2  S581  78 4451 S600 S0ms 5 11 15 3	49 3600 \$724 Ain 4 4 4 4 3 4 4 4 4 4 3 4 4 5796  64 3881 50ms 5 5  \$5  \$79 4500 \$\$22 \$\$2 \$\$1 1 1 1 1 1 1 2 2	3601 \$796 1ms 4 7 4 3 2 5724	Test- 51 51 52 53610 5724 4 4 4 4 4 3 3 4 4 AR S796 66 63 3901 Test- 18 3 5 5  4 4 3 2  Fest- 18 11 15 3 3	52 3611 S796 1ms 4 7 4 3 3 2 S724 S724 S725 100ms 4 6 4 3 2 S581 S581 S600 S0m S0m S0m S0m S0m S0m S0m S	10   15   15   15   15   15   15   15	544 77 43 32 5796 1ms 47 7 43 32 5724 5724 5724 5724 5724 5724 5724 572	55 3630 S724 Ain 4 4 4 4 3 4 4 4 4 4 5796  70 4101 S437 1ms 3 5  \$725  \$725  \$725  \$725  \$725  \$725  \$725  \$725	3631 \$796 1ms 4 7 4 3 2 \$724 \$725 100ms 4 6 4 3 2 \$581 \$86 \$501 \$21 600ms	57 3640 5724 4 4 4 4 4 4 1 1 AR 5797 72 4251 5581 50ms 5 5 87 5582 87 5502 815 11ms 2 2 2 1	3641 \$797 1ms 4 7 4 3 2 D4 3 2 D4 555 Vin 1 2 2 2 2 2 2 2 2 2 2 2 2 3 VS \$400 \$500 \$600 \$700	3674 3674 3785 3785 4 6 4 3 3 2 5581 5581 5581 5581 5581 5581 5581 558	3724 \$581 50ms 5 4 3 2 P2 P2 P3 P4 4350 \$744 Ain 4 4 1 15 3 3 5 8816 P3 P4 P5 P5 P5 P5 P5 P5 P5 P5 P5 P5	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2
start state Input VRP PVARP AVI LRI URI Pre Dur output finish state  time(ms) start state Input VRP AVI LRI URI Pre Dur start state Input VRP AVI LRI URI Pre Dur output finish state	3423 S7 Ims  2 6 6 2 S31 S1 S1 S2 Vin 1 2 2 2 2 VS S437  76 4351 S816 Ims 4 7 1 15 3 2	3572 S31 149ms 4 9 2 VP S37 S37 S437 1ms 5 4 3 2 S725	3574 S37 Ims 2 2 7 11 1 2  S724  S724  S725 100ms 4 6 4 3 2  S581  78 4451 S600 50ms 5 1 15 3 2	49 3600 \$724 Ain 4 4 4 4 3 3 4 4 4 4 5796  64 3881 \$581 50ms 5 5 5 5 79 4500 \$2 4 Vin 1 2 1 1 3 2 2 5	3601 \$796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 5724 573 573 573 573 573 573 573 573	Test- 51 51 52 52 53 5610 5724 4 4 4 4 4 4 566 66 69 3901 55725  Fest- 668 3 2  Fest- 668 3 1 1 1 5 5 5 66 61 1 1 15 3 2	52 3611 S796 1ms 4 7 4 3 2 S724 S724 Case N 67 4001 S725 100ms 4 6 4 3 2 Case N 6 7 4001 S725 100ms 4 6 100ms 4 100ms	10de Switt	544 5796 1ms 4 7 4 3 2 5724 5724 5724 5724 5724 5724 5724 57	55 3630 S724 Ain 4 4 4 3 4 4 3 4 AR S796  70 4101 S437 Ims 3 5  42  S725	3631 S796 Ims 4 7 4 3 2 S724  S724  5724  4201 S725 100ms 4 6 4 3 2 S581  86 5501 S21 600ms 1 1 2 5 5	57 3640 5724 Ain 4 4 4 3 3 4 1 1 AR 5797 72 4251 5881 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3641 \$791 1ms 4 7 4 3 2 5725 D4 S725 D4 3 4300 \$55 Vin 1 2 2 2 2 2 2 2 3 S55 Vin 4 4 4 5 5 5 5 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8	3674 3725 3725 37378 4 6 4 3 2 5581 74 4301 5438 1ms 5 1 1 1 3 2 5 5 5 5 5 5 5 5 5 5 5 5 5	3724 \$581 50ms 5 4 3 2 P2 P2 P3 P4 4350 \$744 Ain 4 4 1 15 3 3 5 8816 P3 P4 P5 P5 P5 P5 P5 P5 P5 P5 P5 P5	61 3730 S5 Vin 1 2 2 2 2 2 2 2 2 2 2 3 8437 76 4351 8816 1ms 4 7 1 15 3 3 2

Fig. 25: Test cases

The test cases were executed on both the Stateflow model and the Matlab code, and both tests passed (shown in Fig. 26).




Fig. 26 Test cases running results

The visualization of the test cases is shown in Fig. 27.




Fig. 27: Test case visualization

For those gray regions:

P1 denotes "preCounter==1"

P-1 denotes "preCounter==-1"

D1 denotes "durCounter==1".