





4 stages cnt [2:0] cnt [1:0] cnt [0:0] cnt [3:3]
 Shift amount: 1 2 4 8

S=0, 1
 A to B



- 00 Rot L
- 01 SL
- 10 ASR
- 11 SR




16-bit ALU

Inputs: 16-bit A, B, C_{in} op, in A, in B, sign

Output: 16-bit ofl, zero

OPCode	Function
000	rll
001	rl
010	SrA
011	SrL
100	Add
101	OR
110	XOR
111	AND







$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$


$$C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

$$C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$$




Zero Detector
 UB: $\rightarrow \text{ofl} == 0$
 Out: $\rightarrow \text{ofl}$

out ofl	0
01	0
02	1
10	0
11	0



A ₀	Z ₀ A	Out A ₀
1	1	0
0	1	1
1	0	1
0	0	0



PFA