快速链接:

← ← ← ARMv8/ARMv9架构入门到精通-[目录] → → →

- 付费专栏-付费课程 【购买须知】:
- 联系方式-加入交流群 ----**联系方式-加入交流群**
- 个人博客笔记导读目录(全部)

引流关键词:armv8, armv9, gic,gicv2,gicv3,异常, 中断, irq,fiq,serror,sync, 同步异常, 异步异常, 向量表, 向量表基地址, VBAR, vbar_el3, 中断嵌套, 中断级联, Linux Kernel, optee,ATF,TF-A,optee,hypervisor, SPM

目录

- 1 Linux Kernel arm64中断向量表的定义
- 2 Linux Kernel arm64设置中断向量表的基地址
- 3 kernel ventry宏的介绍
- 4 未实现的异常向量: elx_yyy_invalid
- 5 el1_irq的介绍 跳转到注册的handler函数
- 6 handle_domain_irq
- 7 关于中断级联的介绍

1 Linux Kernel arm64中断向量表的定义

```
1
    (linux/arch/arm64/kernel/entry.S)
 2
 3
     * Exception vectors.
 4
 5
        .pushsection ".entry.text", "ax"
 6
 7
        .align 11
 8
    SYM CODE START(vectors)
 9
        kernel_ventry 1, sync_invalid
                                               // Synchronous EL1t
10
        kernel ventry 1, irq invalid
                                               // IRQ EL1t
11
        kernel_ventry 1, fiq_invalid
                                               // FIQ EL1t
12
        kernel ventry 1, error invalid
                                                // Error EL1t
```

```
2025/1/21 23:46
                                                     1.html
   13
   14
                                                // Synchronous EL1h
            kernel ventry
                           1, sync
   15
            kernel_ventry
                           1, irq
                                                // IRQ EL1h
   16
                          1, fiq
            kernel ventry
                                                // FIQ EL1h
   17
            kernel_ventry
                                                // Error EL1h
                           1, error
   18
   19
                                                // Synchronous 64-bit EL0
            kernel_ventry
                           0, sync
   20
            kernel ventry
                           0, ira
                                                // IRQ 64-bit EL0
   21
            kernel ventry
                            0, fiq
                                                // FIQ 64-bit EL0
   22
            kernel ventry
                            0, error
                                                // Error 64-bit EL0
   23
   24
        #ifdef CONFIG COMPAT
   25
            kernel_ventry
                           0, sync_compat, 32
                                                    // Synchronous 32-bit EL0
   26
            kernel ventry
                            0, irq compat, 32
                                                    // IRO 32-bit EL0
   27
            kernel ventry 0, fiq compat, 32
                                                    // FIQ 32-bit EL0
   28
                           0, error compat, 32
            kernel ventry
                                                    // Error 32-bit EL0
   29
       #else
            kernel_ventry 0, sync_invalid, 32
                                                    // Synchronous 32-bit EL0
   30
            kernel_ventry 0, irq_invalid, 32
                                                    // IRQ 32-bit EL0
   31
            kernel_ventry 0, fiq_invalid, 32
                                                   // FIQ 32-bit EL0
   32
                           0, error invalid, 32
                                                        // Error 32-bit EL0
            kernel ventry
   33
        #endif
   34
        SYM_CODE_END(vectors)
   35
```

思考:

5

6 7


8

- 1、这里有没有按照armv8定义的异常向量表排列?不是每一个offset只有128bytes地址空间吗,如何做到的?
- 2、Linux Kernel arm64体系中不是没有实现FIQ吗,这里为何实现了?
- 3、第一组异常向量为何没有实现?

2 Linux Kernel arm64设置中断向量表的基地址

add sp, x4, #THREAD_SIZE
adr_l x5, init_task

msr sp el0, x5



file:///D:/armlearning/1.html 2/13

// Save thread info

```
2025/1/21 23:46
                                                        1.html
    9
            adr_l x8, vectors
                                         // load VBAR_EL1 with virtual
   10
                                          // vector table address
            msr vbar_el1, x8
   11
            isb
   12
   13
   14
                start_kernel
            b
   15
        SYM_FUNC_END(__primary_switched)
```

思考:

1、设置VBAR_EL1,如果系统系统里有8个ARM Core,那么8个Core都需要设置吗,分别如何设置的?

3 kernel_ventry宏的介绍

```
1
    (linux/arch/arm64/kernel/entry.S)
 2
 3
         .macro kernel_ventry, el, label, regsize = 64
 4
        .align 7
 5
    #ifdef CONFIG_UNMAP_KERNEL_AT_EL0
 6
        .if \el == 0
 7
    alternative_if ARM64_UNMAP_KERNEL_AT_EL0
 8
        .if \regsize == 64
 9
        mrs x30, tpidrro_el0
10
        msr tpidrro_el0, xzr
11
        .else
12
        mov x30, xzr
13
        .endif
14
    alternative_else_nop_endif
15
        .endif
    #endif
16
17
18
        sub sp, sp, #PT_REGS_SIZE
19
    #ifdef CONFIG_VMAP_STACK
20
        /*
         * Test whether the SP has overflowed, without corrupting a GPR.
21
22
         * Task and IRQ stacks are aligned so that SP & (1 << THREAD_SHIFT)
         * should always be zero.
23
         */
24
25
        add sp, sp, x0
                                // sp' = sp + x0
                                 // x0' = sp' - x0 = (sp + x0) - x0 = sp
26
        sub x0, sp, x0
27
              x0, #THREAD_SHIFT, 0f
28
        sub x0, sp, x0
                                // x0'' = sp' - x0' = (sp + x0) - sp = x0
                                // sp'' = sp' - x0 = (sp + x0) - x0 = sp
29
        sub sp, sp, x0
            el()\el()_\label
30
31
```

```
32
    0:
33
        /*
34
         * Either we've just detected an overflow, or we've taken an exception
35
         * while on the overflow stack. Either way, we won't return to
36
         * userspace, and can clobber EL0 registers to free up GPRs.
37
         */
38
39
        /* Stash the original SP (minus PT REGS SIZE) in tpidr el0. */
40
        msr tpidr el0, x0
41
42
        /* Recover the original x0 value and stash it in tpidrro el0 */
43
        sub x0, sp, x0
44
        msr tpidrro_el0, x0
45
46
        /* Switch to the overflow stack */
47
        adr_this_cpu sp, overflow_stack + OVERFLOW_STACK_SIZE, x0
48
49
        /*
50
         * Check whether we were already on the overflow stack. This may happen
51
         * after panic() re-enables interrupts.
52
         */
53
        mrs x0, tpidr el0
                                     // sp of interrupted context
54
        sub x0, sp, x0
                                 // delta with top of overflow stack
55
        tst x0, #~(OVERFLOW_STACK_SIZE - 1) // within range?
56
                bad stack
                                     // no? -> bad stack pointer
        b.ne
57
58
        /* We were already on the overflow stack. Restore sp/x0 and carry on. */
59
        sub sp, sp, x0
60
        mrs x0, tpidrro el0
61
    #endif
62
        b
            el()\el()_\label
63
        .endm
```

注意.align=7,说明该段代码是以2^7=128字节对其的,这和向量表中每一个offset的大小是一致的代码看似非常复杂,其实最终跳转到了 b el\()\el\()_\label,翻译一下,其实就是跳转到了如下这样的函数中

```
1 el1_sync_invalid
 2 el1_irq_invalid
 3
   el1_fiq_invalid
    el1_error_invalid
 4
 5
    el1_sync
 6
 7
    el1_irq
 8
    el1 fiq
 9
    el1_error
10
```

```
11 el0_sync el0_irq el0_fiq el0_error
```

4 未实现的异常向量: elx_yyy_invalid

未实现的向量定义为了elx_yyy_invalid函数, 该invalid函数其实也是一种实现, 它最终调用了panic函数例如el1 irg invalid的Flow: el1 irg invalid --> bl bad mode --> panic("bad mode")

```
1
    SYM_CODE_START_LOCAL(el1_irq_invalid)
 2
        inv_entry 1, BAD_IRQ
 3
    SYM_CODE_END(el1_irq_invalid)
 4
 5
 6
     * Bad Abort numbers
 7
 8
 9
    #define BAD_SYNC
    #define BAD IRO
10
                         2
    #define BAD FIQ
11
    #define BAD_ERROR
12
13
     * Invalid mode handlers
14
15
         .macro inv_entry, el, reason, regsize = 64
16
        kernel_entry \el, \regsize
17
        mov x0, sp
18
        mov x1, #\reason
19
        mrs x2, esr_el1
20
        bl bad_mode
21
        ASM_BUG()
22
         .endm
23
 1
      * bad_mode handles the impossible case in the exception vector. This is always
 2
      * fatal.
 3
 4
     asmlinkage void notrace bad_mode(struct pt_regs *regs, int reason, unsigned int esr
 5
     {
 6
        arm64_enter_nmi(regs);
 7
 8
        console verbose();
 9
10
        pr crit("Bad mode in %s handler detected on CPU%d, code 0x%08x -- %s\n",
11
             handler[reason], smp_processor_id(), esr,
12
```

```
2025/1/21 23:46
                                                            1.html
   13
                  esr_get_class_string(esr));
   14
   15
             __show_regs(regs);
   16
             local daif mask();
   17
             panic("bad mode");
   18
```

5 el1 irq的介绍 - 跳转到注册的handler函数

}

抛开事务看本质, el1_interrupt_handler handle_arch_irg 其实就是调用handle arch irg, 而 handle arch irg指向irg-gic-v3.c中定义的handler函数

```
1
       .align 6
2
   SYM_CODE_START_LOCAL_NOALIGN(el1_irq)
3
       kernel entry 1
4
       el1_interrupt_handler handle_arch_irq
5
       kernel exit 1
  SYM_CODE_END(el1_irq)
```

这里我们就不再深究kernel_entry和kernel_exit,它俩里面干得事情非常多。当前我们需要了解,一个 是保存general purpose寄存器,一个是恢复就可以了。

```
.macro kernel_entry, el, regsize = 64
 1
 2
    .if \regsize == 32
 3
    mov w0, w0
                            // zero upper 32 bits of x0
 4
    .endif
 5
    stp x0, x1, [sp, #16 * 0]
    stp x2, x3, [sp, #16 * 1]
 6
 7
    stp x4, x5, [sp, #16 * 2]
 8
    stp x6, x7, [sp, #16 * 3]
    stp x8, x9, [sp, #16 * 4]
 9
    stp x10, x11, [sp, #16 * 5]
10
    stp x12, x13, [sp, #16 * 6]
11
    stp x14, x15, [sp, #16 * 7]
12
    stp x16, x17, [sp, #16 * 8]
13
14
    stp x18, x19, [sp, #16 * 9]
15
    stp x20, x21, [sp, #16 * 10]
    stp x22, x23, [sp, #16 * 11]
16
17
    stp x24, x25, [sp, #16 * 12]
    stp x26, x27, [sp, #16 * 13]
18
    stp x28, x29, [sp, #16 * 14]
19
20
    . . . . . .
    .macro kernel_exit, el
 1
 2
    msr elr_el1, x21
                               // set up the return data
```

```
4
    msr spsr_el1, x22
 5
    ldp x0, x1, [sp, #16 * 0]
 6
    ldp x2, x3, [sp, #16 * 1]
    ldp x4, x5, [sp, #16 * 2]
 7
 8
    ldp x6, x7, [sp, #16 * 3]
9
    ldp x8, x9, [sp, #16 * 4]
10
    ldp x10, x11, [sp, #16 * 5]
11
    ldp x12, x13, [sp, #16 * 6]
12
    ldp x14, x15, [sp, #16 * 7]
13
    ldp x16, x17, [sp, #16 * 8]
    ldp x18, x19, [sp, #16 * 9]
14
15
    ldp x20, x21, [sp, #16 * 10]
    ldp x22, x23, [sp, #16 * 11]
16
17
    ldp x24, x25, [sp, #16 * 12]
18
    ldp x26, x27, [sp, #16 * 13]
19
    ldp x28, x29, [sp, #16 * 14]
20
    ldr lr, [sp, #S_LR]
21
    add sp, sp, #PT_REGS_SIZE
                               // restore sp
22
    . . . . . .
```

```
xref: /linux/arch/arm64/kernel/entry.S
  715 SYM CODE START LOCAL NOALIGN(ell irg)
  716
            kernel entry 1
 717
            el1 interrupt handler handle arch irg
  718
            kernel exit 1
 719 SYM CODE END(ell irg)
 xref: /linux/arch/arm64/kernel/entry.5
             .macro el1 interrupt handler, handler:req
  555
  556
             enable da
  557
                         x0, sp
  558
            mov
  559
            b1
                         enter_el1_irq_or_nmi
  560
  561
            irg handler
                                      \handler
xref: /linux/arch/arm64/kernel/entry.S
 538
            .macro irq handler, handler:req
 539
                        x1, \handler
 540
                        x0, sp
 541
            irg stack entry
                                                   其实就是跳转到
 542
                        x1
 543
            irg stack exit
                                                   handle arch irq
 544
            .endm
xref: /linux/drivers/irqchip/irq-gic-v3.c
                                                                           xref: /linux/drivers/irqchip/irq-gic-v3.c
1668 Static int __init gic_init_bases(void __iomem *dist_base,
1669 struct redist_region *rdist_regs,
1670 u32 nr_redist_regions,
1671 u64 redist_stride,
1672 struct fwnode_handle *handle)
                                                                           679 \static asmlinkage void exception irq entry gic handle irq(struct pt regs *regs)
                                                                                        u32 irqnr;
                                                                           682
                                                                           683
684
                                                                                        irqnr = do_read_iar(regs);
1673
                                                                           685
                                                                                           Check for special IDs first *
            set_handle_irq(gic_handle_irq);
                                                                           686
687
                                                                                        if ((irqnr >= 1020 && irqnr <= 1023))
                                                                                                return;
                                                                           688
xref: /linux/arch/arm64/kernel/irg.c
                                                                           689
690
                                                                                        rpr() == GICD_INT_NMI_PRI)) {
 87  int __init set_handle_irq(void (*handle_irq)(struct pt_regs *))
                                                                           691
692
693
             if (handle_arch_irq != default_handle_irq)
                     return -EBUSY:
 90
                                                                           694
695
696
697
698
699
700
701
702
703
704
91
                                                                                        if (gic_prio_masking_enabled()) {
            handle_arch_irq = handle_irq;
pr_info("Root IRQ handler: %ps\n", handle_irq);
93
94
95
                                                                                                gic_pmr_mask_irqs();
gic_arch_enable_irqs();
              return 0;
                                                                                        if (static_branch_likely(&supports_deactivate_key))
                                                                                                gic_write_eoir(irqnr);
       其实就是将gic的中定义的中断处理函数,
                                                                                        else
       保存到了handle arch irq全局变量中
                                                                                        if (handle_domain_irq(gic_data.domain, irqnr, regs)) {
     WARN_ONCE(true, "Unexpected interrupt received!\n");
     gic_deactivate_unhandled(irqnr);
                                                                                                                               CSDN @代码改变世界ctw
```

我们再来剖析gic_handle_irq()函数,其实就是涉及gic的读写了,从gic中读取硬件中断号,然后调用handle_domain_irq函数,找到相匹配的中断hander函数,然后回调。

```
1
    (linux/drivers/irqchip/irq-gic-v3.c)
 2
    static asmlinkage void __exception_irq_entry gic_handle_irq(struct pt_regs *regs)
 3
    {
 4
        u32 irqnr;
 5
 6
        irqnr = do read iar(regs);
 7
 8
        /* Check for special IDs first */
 9
         if ((irqnr >= 1020 && irqnr <= 1023))
10
             return;
11
```

```
13
          if (gic supports nmi() &&
 14
              unlikely(gic_read_rpr() == GICD_INT_NMI_PRI)) {
 15
              gic handle nmi(irqnr, regs);
 16
              return;
 17
          }
 18
 19
          if (gic prio masking enabled()) {
 20
              gic_pmr_mask_irqs();
 21
              gic_arch_enable_irqs();
 22
          }
 23
 24
          if (static_branch_likely(&supports_deactivate_key))
 25
              gic_write_eoir(irqnr);
 26
          else
 27
              isb();
 28
 29
          if (handle_domain_irq(gic_data.domain, irqnr, regs)) {
 30
              WARN_ONCE(true, "Unexpected interrupt received!\n");
 31
              gic deactivate unhandled(irqnr);
 32
          }
 33
xref: /linux/drivers/irqchip/irq-gic-v3.c
    680
      {
681
             u32 irgnr;
682
             irqnr = do_read_iar(regs);
683
                                     读gicd寄存器,读取中断号
684
685
             /* Check for special IDs first */
                                              这4个中断号是在ATF中使用的,有
686
             if ((irqnr >= 1020 && irqnr <= 1023))
                                              这特殊作用,这里先不介绍
687
                   return;
688
689
             if (gic_supports_nmi() &&
690
                unlikely(gic_read_rpr() == GICD_INT_NMI_PRI)) {
                   gic_handle_nmi(irqnr, regs);
691
692
                   return;
693
             }
694
             if (gic_prio_masking_enabled()) {
695
                                          进入中断后, 异常默认都
696
                   gic_pmr_mask_irqs();
                   gic_arch_enable_irqs();
697
                                          MASK了,这里再打开下
698
699
             if (static branch likely(&supports deactivate key))
700
701
                  gic write eoir(irqnr);
                                           写gicd寄存器,中断结束标志,置为inactive
             else
 702
703
                   isb();
704
                                                            进入您注册的handler程序中去 处理中断
 705
             if (handle_domain_irq(gic_data.domain, irqnr, regs)) {
                   WARN_ONCE(true, "Unexpected interrupt received!\n");
 706
                   gic deactivate unhandled(irqnr);
707
708
                                                                     CSDN @代码改变世界ctw
```

1.html

2025/1/21 23:46

12

709

}

file:///D:/armlearning/1.html

9/13

另外注意一点,在Linux Kernel5.0之后,gic中的handler处理函数,发生了一些细微的变化,如下所

示:

```
Linux Kernel 4.14
                                                                                                                     Linux Kernel 5.14
679 = static asmlinkage void __exception_irq_entry gic handle_irq(struct pt_regs *regs)
                                                                                                                                        u32 ironr:
                                                                                                                                        irqnr = do_read_iar(regs);
irqnr = gic read iar();
                                                                                                                                        /* Check for special IDs first */
if ((irqnr >= 1020 && irqnr <= 1023))
    return;
                            if (likely(irqnr > 15 && irqnr < 1020) || irqnr >= 8192) {
   int err;
                                      if (gic_supports_nmi() &&
    unlikely(gic_read rpr() == GICD_INT_NMI_PRI)) {
    gic_handle_nmi(irqnr, regs);
    return;
                                                                                                                      690
                                                                                                                     691
692
693
                                                isb();
                                          r = handle_domain_irq(<u>gic_data</u>.domain, irqnr, regs);
                                                                                                                      694
                                                                                                                                       if (gic_prio_masking_enabled()) {
    gic_pmr_mask_irqs();
    gic_arch_enable_irqs();
                                                 i
WARN_ONCE(true, "Unexpected interrupt received!\n");
                                                log_abnormal_wakeup_reason(
"unexpected HW IRQ %u", irqnr);
if (static_key_true(&supports_deactivate)) {
   if (irqnr < 8192)
        gic_write_dir(irqnr);
}
                                                                                                                                        1
                                                                                                                                        if (static_branch_likely(&supports_deactivate_key))
    gic_write_eoir(irqnr);
                                                } else {
    gic_write_eoir(irqnr);
                                                                                                                                        continue;
                                      gic_write_eoir(irqnr);
if (static_key_true(&supports_deactivate))
gic_write_dir(irqnr);
                                                                                                                             }
        #ifdef CONFIG SMF
                                       * Unlike GICv2, we don't need an smp_rmb() here

* The control dependency from gic_read_iar to

* the ISB in gic_write_eoir is enough to ensure

* that any shared data read by handle_IPI will
                                      handle_IPI(irqnr, regs); linux Kernel 4.14单独处理SGI中断
        #else
                                      WARN ONCE(true, "Unexpected SGI received!\n");
        #endif
                  } while (irqnr != ICC_IAR1_EL1_SPURIOUS);
                                                                                                                                                                                           CSDN @代码改变世界ctw
```

6 handle_domain_irq

补充IRQ Domain介绍

在linux kernel中,我们使用下面两个ID来标识一个来自外设的中断:

- 1、IRQ number。CPU需要为每一个外设中断编号,我们称之IRQ Number。这个IRQ number是一个虚拟的 interrupt ID,和硬件无关,仅仅是被CPU用来标识一个外设中断。
- 2、HW interrupt ID。对于interrupt controller而言,它收集了多个外设的interrupt request line并向上传递,因此,interrupt controller需要对外设中断进行编码。Interrupt controller用HW interrupt ID来标识外设的中断。在interrupt controller级联的情况下,仅仅用HW interrupt ID已经不能唯一标识一个外设中断,还需要知道该HW interrupt ID所属的interrupt controller(HW interrupt ID在不同的Interrupt controller上是会重复编码的)。

这样,CPU和interrupt controller在标识中断上就有了一些不同的概念,但是,对于驱动工程师而言,我们和CPU视角是一样的,我们只希望得到一个IRQ number,而不关系具体是那个interrupt controller上的那个HWinterrupt ID。这样一个好处是在中断相关的硬件发生变化的时候,驱动软件不需要修改。因此,linux kernel中的中断子系统需要提供一个将HW interrupt ID映射到IRQ number上来的机制…

(本段转载自:http://www.wowotech.net/linux kenrel/irg-domain.html)

思考:


1、上文提到"在interrupt controller级联的情况下", 为什么会有中断级联, 一个gic控制器可以连接好几千个中断难道还不够吗?

handle_domain_irq的处理流程如下所示,最终是调用到了我们request_irq注册的中断处理函数.

```
istatic inline int handle domain_irq(struct irq domain *domain,
174
                                          unsigned int hwirq, struct pt regs *regs)
175
       {
176
               return handle domain irq(domain, hwirq, true, regs);
177
       }
667
     int __handle_domain_irq(struct irq_domain *domain, unsigned int hwirq,
668
                              bool lookup, struct pt_regs *regs)
669
       1
670
              struct pt_regs *old_regs = set_irq_regs(regs);
671
              unsigned int irq = hwirq;
672
              int ret = 0;
673
674
              irq_enter();
675
676
       #ifdef CONFIG IRQ DOMAIN
677
              if (lookup)
                      irq = irq_find_mapping(domain, hwirq); 找到和硬件中断相关联的软中断号
678
679
       #endif
680
681
               * Some hardware gives randomly wrong interrupts.
682
683
               * than crashing, do something sensible.
684
              if (unlikely(!irq || irq >= nr irqs)) {
685
                      ack bad irq(irq);
686
                      ret = -EINVAL;
687
              } else
688
                      generic handle irq(irq);
689
              }
690
691
              irq exit();
692
              set_irq regs(old regs);
693
694
              return ret;
       }
695
640
    iint generic handle irq(unsigned int irq)
641
      {
642
              struct irq desc *desc = irq to desc(irq);
              struct irq_data *data;
643
644
645
              if (!desc)
646
                      return -EINVAL;
647
648
              data = irq desc get irq data(desc);
              if (WARN_ON_ONCE(!in_irq() && handle_enforce_irqctx(data)))
649
650
                      return - EPERM;
651
             generic_handle_irq_desc(desc);
652
653
              return 0;
654
      EXPORT SYMBOL GPL(generic handle irq);
655
    156
157
      1
              desc->handle_irq(desc);
158
                                      回调注册的中断handler函数
159
      }
                                                                   CSDN @代码改变世界ctw
```

7 关于中断级联的介绍

这也是我想不通的地方,一个gic控制器可以连接好几千个中断难道还不够吗? 也许是为了SOC方便设计。例如某平台就使用到了级联的方式



(具体代码,就不能做介绍了)



Armv8/Armv9架构从入门到精通,Armv8/Armv9架构从入门到精通(一期),Armv8/Armv9架构从入门到精通(二期)Armv8/Armv9架构从入门到精通(三期),Arm一期、Arm二期、学习资料、免费、下载,全套资料,Secureboot从入门到精通,secureboot训练营,ATF架构从入门到精通、optee系统精讲、secureboot精讲,Trustzone/TEE/安全快速入门班,Trustzone/TEE/安全标准版,Trustzone/TEE/安全高配版。全套资料。周贺贺,baron,代码改变世界,coding_the_world,Arm精选,arm_2023,安全启动,加密启动

optee、ATF、TF-A、Trustzone、optee3.14、MMU、VMSA、cache、TLB、arm、armv8、armv9、TEE、安全、内存管理、页表,

Non-cacheable, Cacheable, non-shareable, inner-shareable, outer-shareable, optee、ATF、TF-A、Trustzone、optee3.14、MMU、VMSA、cache、TLB、arm、armv8、armv9、TEE、安全、内存管理、页表…