

Exam 3

Question 1 A) Assume S_0, S_1 are present state, and S_0', S_1' are next state

From the given FSN schematic, we can have

next state equation:

$$S_0' = \overline{S_1} \overline{S_0} A_1 A_0$$

$$S_1' = S_0 \overline{A}_1 A_0$$

output state equation:

$$\text{output} = S_1$$

1B)

From the given FSN schematic, the output connected with S_1 , so the output = S_1 (Moore), output depends on state only not depends on inputs, state "Q11" "10" have the output = 1.

1C)

truth table for next state and output logic will be

present State	Input	next state	output			
S_1	S_0	A_1	A_0	S_1'	S_0'	
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	0	1	0
0	1	0	0	0	0	0
0	1	0	1	1	0	0
0	1	1	0	0	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	0	1
1	0	1	1	0	0	1
1	1	0	0	0	0	1
1	1	0	1	1	0	1
1	1	1	0	0	0	1
1	1	1	1	0	0	1

1D) State transition table

Assume the states be

$S_1 \quad S_0$

$$S_0 = 0 \quad 0 \quad \text{for a blank character}$$

$$S_1 = 0 \quad 1 \quad \text{for a digit}$$

$$S_2 = 1 \quad 0 \quad \text{for a dot separator}$$

$$S_3 = 1 \quad 1 \quad \text{for a decimal point}$$

present state inputs next state

$S_0 \xrightarrow{A_1, A_0} S_1$

$S_0 \xrightarrow{A_1, A_0} S_0$

$S_0 \xrightarrow{A_1, A_0} S_0$

$S_0 \xrightarrow{A_1, A_0} S_0$

$S_0 \xrightarrow{A_1, A_0} S_1$

$S_1 \xrightarrow{A_1, A_0} S_0$

$S_1 \xrightarrow{A_1, A_0} S_2$

$S_1 \xrightarrow{A_1, A_0} S_0$

$S_1 \xrightarrow{A_1, A_0} S_0$

$S_2 \xrightarrow{A_1, A_0} S_0$

2A) Truth table for the circuit (X - don't care)

Inputs	7-segment output	Display on board
D C B A	a b c d e f g	
0 0 0 0	1 1 1 1 1 1 0	0
0 0 0 1	0 1 1 0 0 0 0	1
0 0 1 0	1 1 0 1 1 0 1	2
0 0 1 1	1 1 1 1 0 0 1	3
0 1 0 0	0 1 1 0 0 1 1	4
0 1 0 1	1 0 1 0 1 0 1	5
0 1 1 0	1 0 1 0 1 0 1	6
0 1 1 1	1 1 1 1 0 0 0	7
1 0 0 0	1 1 1 1 1 1 1	8
1 0 0 1	1 1 1 1 1 1 1	9
1 0 1 0	X	X
1 0 1 1	X	X
1 1 0 0	X	X
1 1 0 1	X	X
1 1 1 0	X	X
1 1 1 1	X	X

2B) For a

DC \ BA	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	X	X	X	X
10	1	1	X	X

From the graph $a = D + B + CA + \bar{C}\bar{A}$

For b

DC \ BA	00	01	11	10
00	1			
01		1		
11		X	X	X
10	1		X	X

$$b = \bar{C} + \bar{A}\bar{B} + AB$$

For c

DC \ BA	00	01	11	10
00	1	1	1	
01	1	1	1	1
11		X	X	X
10	1	1	X	X

$$c = \bar{B} + A + C$$

For d

DC \ BA	00	01	11	10
00	1			
01		1		
11		X	1	X
10	1			X

$$d = \bar{C}\bar{A} + B\bar{A} + CBA + \bar{D}\bar{C}B$$

For e

DC \ BA	00	01	11	10
00	1			
01			1	1
11		X	X	X
10	1		X	X

$$e = \bar{A}C + BA$$

For f

	DC	BA	00	01	11	10	
00			1				
01			1	1			
11			X	X	X	X	
10			Y	1	X	X	

$f = D + \bar{A}\bar{B} + C\bar{B} + C\bar{B}\bar{A}$


For g

	DC	BA	00	01	11	10	
00					1	1	
01			1	1			
11			X	X	X	X	
10			Y	1	X	X	

$g = D + C\bar{B} + \bar{B}\bar{A} + \bar{D}\bar{C}\bar{B}$

DCBA Display on board is 0

c) For input ~~0000~~ 0000



input 0001 1 b Display is 1
 1 c

input 0010 a Display is 2
 b
 d
 e

input 0011 a Display is 3
 b
 c
 d

input 0100 f Display is 4
 g
 b

Input 0101

$$\begin{array}{r} a \\ f \overline{1} g \\ \hline d \end{array}$$

Display
Output is 5

Input 0110

$$\begin{array}{r} a \\ f \overline{1} g \\ e \overline{1} c \\ \hline d \end{array}$$

Display
Output is 6

Input 0111

$$\begin{array}{r} a \\ f \overline{1} b \\ \hline c \end{array}$$

Display
Output is 7

input 1000

$$\begin{array}{r} a \\ f \overline{1} g \overline{1} b \\ e \overline{1} c \\ \hline d \end{array}$$

Display
Output is 8

Input 1001

$$\begin{array}{r} a \\ f \overline{1} g \overline{1} b \\ \overline{5} \overline{1} c \\ \hline d \end{array}$$

Display
Output is 9

3. For 4-bit fibonacci, first have a truth table.

4-bit binary is Fib Number?

0000	1	
0001	1	
0010	1	
0011	1	
0100	0	
0101	1	
0110	0	
0111	0	
1000	1	
1001	0	
1010	0	
1011	0	
1100	0	
1101	1	
1110	0	
1111	0	

4.

~~state diagram~~

```
Microsoft Windows [Version 10.0.17134.706]
(c) 2018 Microsoft Corporation. All rights reserved.

C:\Users\yxz15>cd c:\iverilog

c:\iverilog>iverilog -o simout Q3.v Q3Test.v

c:\iverilog>vvp simout
A3 = 0, A2 = 0, A1 = 0, A0 = 0, Y = 1
A3 = 0, A2 = 0, A1 = 0, A0 = 1, Y = 1
A3 = 0, A2 = 0, A1 = 1, A0 = 0, Y = 1
A3 = 0, A2 = 0, A1 = 1, A0 = 1, Y = 1
A3 = 0, A2 = 1, A1 = 0, A0 = 0, Y = 0
A3 = 0, A2 = 1, A1 = 0, A0 = 1, Y = 1
A3 = 0, A2 = 1, A1 = 1, A0 = 0, Y = 0
A3 = 0, A2 = 1, A1 = 1, A0 = 1, Y = 0
A3 = 1, A2 = 0, A1 = 0, A0 = 0, Y = 1
A3 = 1, A2 = 0, A1 = 0, A0 = 1, Y = 0
A3 = 1, A2 = 0, A1 = 1, A0 = 0, Y = 0
A3 = 1, A2 = 0, A1 = 1, A0 = 1, Y = 0
A3 = 1, A2 = 1, A1 = 0, A0 = 0, Y = 0
A3 = 1, A2 = 1, A1 = 0, A0 = 1, Y = 1
A3 = 1, A2 = 1, A1 = 1, A0 = 0, Y = 0
A3 = 1, A2 = 1, A1 = 1, A0 = 1, Y = 0
```


4. State Diagram

From the code, we know states are divided into 4 groups:

Group	S ₀	S ₁	S ₂	S ₃
1	00	01	10	11
2	00	01	10	11
3	00	01	10	11
4	00	01	10	11

T_A, T_B works as present as input timelines, from where the state will transition to another state.

// next state logic



// output logic (LB, LA are output lines, with display gm, ylw or rd)


if (S₀) { LB = rd
LA = gm }

if (S₁) { LB = gm rd
LA = rd ylw }

if (S₂) { LB = gm
LA = rd }

else (S₃) { LB = ylw
LA = rd }

From the logic and next state provided, we can have a state diagram.



It's a traffic light system, two roads LA and LB . (will output traffic light red, green, yellow) along with the change of TA , TB .

Direct mapped : 1 block per set

5A) 16-word cache, 1 word size

C=16-word

* block size (b) = number of words in the cache block
 $S=16$ so block offset = 0

* Since $\log_2 4 = 2$, then we need 2-bits for Block Index

+ now we have 4-bits tag + 2-bits block index

* since the question is about hexadecimal deal with 0, 4, 8, C

* as the addresses are 40, 44, 48, 4C, the least 2-bits is index
the most 4-bits are tag,

* 40 tag 4 index 0
44 4 4
48 4 8
4C 4 C
as the initialized.

* the next addresses are 70, 74, 78, 7C

70 tag 7 index 0
74 7 4
78 7 8
7C 7 C
as placement

* next addresses are 80, 84, 88, 8C

80 tag 8 index 0
84 8 4
88 8 8
8C 8 C
as placement


* next addresses are 90, 94, 98, 9C

90 tag 9 index 0
94 9 4
98 9 8
9C 9 C
as placement

+ next addresses are 0, 4, 8, C

0 tag 0 index 0
4 0 4
8 0 8
C 0 C
as placement

* next addresses are 10, 14, 18, 1C, 20. [Q3] always right



* so the cache placement for this sequence, with $s=16$, $b=1$ is

so $s=8$, $b=2$, $15-8$ index(data) 0, with offset (none)

so $s=8$, $b=2$, $15-8$ index, 4 bytes each in

1	8	8
1	8	8
1	8	8
1	8	8
1	8	8
1	8	8
1	8	8
1	8	8

5B) $S=8$, $b=1$, 2-way set associative, then define

number of sets ($S=B/N$) = ($\frac{8}{2} = 4$)

since $b=1$, then no offset bit needed

it's 2-way set, so $4/2 = 2$ bits for set index.

* so set tag (6 bits) + set index (2 bits)

for the question, the least significant bit are 0, 4, 8, c...

* we have

Way1 and Way2

index + tag + index + tag

* The first address is 40, in binary is 0100 0000


44 : 0100 0100

48 : 0100 1000

4C : 0100 1100

* Since the index set is 2 bits, the least significant bit for 0, 4, 8, c is 00, then access of only on index 00.

address



* The next address is 70, 74, 78, 7C will replace the cache as above example, then 80, 84, 88, 8C replace the same location as well.

* After all the replacement, the last two addresses left is 1C, 20 which will be in the cache as.

Index 00 001000 → 000111

→ (1C) → (20) → (1C)

→ (1C) → (20) → (1C)

52) $S=8, b=1, \log_2(8)=3$ bits for index.

$b=2, S=1$ offset = 1

* So cache looks tag(4-bits), index(3-bits), offset(1-bit)

* addresses ending all with 0, 4, 8, C, the last bit is always 0.

binary omit offset bit binary(index)

0 0000 0010 → 000 transfer 0 → 00000000000000000000000000000000

4 0100 0010 → 010 → 01000000000000000000000000000000

8 1000 0010 → 100 → 10000000000000000000000000000000

C 1100 0010 → 110 → 11000000000000000000000000000000

* for address 40, 44, 48, 4C * for address 70, 74, 78, 7C
So tag index

	Tag	Index	Tag	Index
0	40		0	70
1			1	
2	44		2	74
3			3	
4	48		4	78
5			5	
6	4C		6	7C
7			7	

* for address 80, 84, 88, 8C , * for 90, 94, 98, 9C
 tag index tag

0	<u>80</u>
1	
2	<u>84</u>
3	
4	<u>88</u>
5	
6	<u>8C</u>
7	

0 4 8 C
 will be the same prod procedure

* for 10 14 18 1C , * last for ~~20~~ 20.

index	tag
0	<u>10</u>
1	
2	<u>14</u>
3	
4	<u>18</u>
5	
6	<u>1C</u>
7	

index	tag
0	<u>20</u>
1	
2	<u>14</u>
3	
4	<u>18</u>
5	
6	<u>1C</u>

(final table)