
display_ctrl_i
dig_in_i
S=5'b11110 I0[3:0]
S=5'b11101 I1[3:0]
S=5'b11011 I2[3:0]
S=5'b10111 I3[3:0]
S=5'b01111 I4[3:0]
S=default I5[3:0]
O[3:0]
S[4:0]
RTL_MUX
val_to_show_i
S=1'b1 I0[19:0]
S=default I1[19:0]
O[19:0]
S
RTL_MUX
bcd_val[19:0]
clk
dec_hex
hex_val[15:0]
reset_n
tick
ring_reg_i
S=1'b0 I0
S=default I1
O
S
RTL_MUX
display_an1_i
I0
O
RTL_INV
n/c
ring_reg_reg[4:0]
RST
C
CE
D
Q
SET
RTL_REG_SYNC
ss_i
dig_in[3:0]
ss_dig[6:0]
seven_segment
display_an0_i
I0
I1
O
RTL_OR
display_an[7:0]
dp
ss_dig[6:0]
display_ctrl