btn_hold_i0

btn_hold_1s

BTNC_IBUF CLK

counter_1s_reg[9]_0

counter_reg[0] reset_n_sync
tick

SR

reset_n_sync_reg

click_sync_i_1__0
LUT2

I0 O
I1

click_sync_reg

FDRE Q C

CEDR

click_sync0_reg

FDRE Q C

CEDR

counter_1s[0]_i_1

LUT6 O

I0
I1
I2
I3
I4
I5

counter_1s[0]_i_2

LUT4 O

I0
I1
I2
I3

counter_1s[0]_i_3

LUT4 O

I0
I1
I2
I3

counter_1s[1]_i_1
LUT2

I0 O

I1 counter_1s[2]_i_1

LUT3 O

I0
I1
I2

counter_1s[3]_i_1

LUT4 O

I0
I1
I2
I3

counter_1s[4]_i_1

LUT5 O

I0
I1
I2
I3
I4

counter_1s[5]_i_1

LUT6 O

I0
I1
I2
I3
I4
I5

counter_1s[6]_i_1

LUT4 O

I0
I1
I2
I3

counter_1s[7]_i_1

LUT5 O

I0
I1
I2
I3
I4

counter_1s[8]_i_1

LUT6 O

I0
I1
I2
I3
I4
I5

counter_1s[8]_i_2

LUT4 O

I0
I1
I2
I3

counter_1s[9]_i_1

LUT5 O

I0
I1
I2
I3
I4

counter_1s[10]_i_1
LUT2

I0 O
I1

counter_1s[10]_i_3

LUT6 O

I0
I1
I2
I3
I4
I5

counter_1s[10]_i_6

LUT6 O

I0
I1
I2
I3
I4
I5

counter_1s_reg[0]

FDRE Q C

CEDR

counter_1s_reg[1]

FDRE Q C

CEDR

counter_1s_reg[2]

FDRE Q C

CEDR

counter_1s_reg[3]

FDRE Q C

CEDR

counter_1s_reg[4]

FDRE Q C

CEDR

counter_1s_reg[5]

FDRE Q C

CEDR

counter_1s_reg[6]

FDRE Q C

CEDR

counter_1s_reg[7]

FDRE Q C

CEDR

counter_1s_reg[8]

FDRE Q C

CEDR

counter_1s_reg[9]

FDRE Q C

CEDR

counter_1s_reg[10]

FDRE Q C

CEDR

ones_reg[3]_i_1

LUT4 O

I0
I1
I2
I3

sw_reg[15]_i_3

LUT6 O

I0
I1
I2
I3
I4
I5