
uart_phy_i
state_i
RTL_MUX
cnt2_i
RTL_INV
cnt1_i
RTL_OR
done
next0_i
RTL_MUX
next_i
RTL_MUX
state_reg
RTL_REG_SYNC
state_i__0
RTL_MUX
baud_gen_i
baud_gen
baud_tick
cnt0_i
RTL_ADD
cnt0_i__0
RTL_OR
cnt_reg[3:0]
RTL_REG_SYNC
done0_i
RTL_EQ
done_i
RTL_AND
clk
data[7:0]
reset_n
start
sh_cnt_en_i
RTL_AND
load_i
RTL_AND
sh_reg_i
RTL_MUX
sh_reg_i__0
RTL_MUX
sh_reg_reg[9:0]
RTL_REG
tx
sh_reg_i__2
RTL_MUX
sh_reg_i__1
RTL_MUX
uart_phy