
latch_i
clk
data_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
delay_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
held
ready
reset_n
load_cfg_i
I0
I1
O
RTL_AND
size_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
transmit_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
sw_d[11:0]
data_reg[7:0]
RST
C
CE
D
Q
RTL_REG_SYNC
data[7:0]
delay_reg[1:0]
RST
C
CE
D
Q
RTL_REG_SYNC
delay[1:0]
size_reg[1:0]
RST
C
CE
D
Q
RTL_REG_SYNC
size[1:0]
transmit_reg
RST
C
D
Q
RTL_REG_SYNC
transmit
latch