
BTNC
BTND
SW[15:0]
CLK100MHZ
CPU_RESETN
reset_n_sync0_reg
RTL_REG
reset_n_sync_reg
RTL_REG
tick_gen_i
clk
reset_n
tick
tick_gen
btn_hold_i0
click
clk
reset_n
tick
pressed_1s
btn_hold_1s
btn_hold_i1
click
clk
reset_n
tick
pressed_1s
btn_hold_1s
start_i
I0
I1
O
RTL_OR
value_latch_i
clk
pressed_c
pressed_d
reset_n
sw[15:0]
dec_hex
sw_reg[15:0]
value_latch
bin2bcd_i
clk
reset_n
start
sw[15:0]
bcd[19:0]
binary_2_bcd
display_ctrl_i
bcd_val[19:0]
clk
dec_hex
hex_val[15:0]
reset_n
tick
display_an[7:0]
dp
ss_dig[6:0]
display_ctrl
disp_an[7:0]
DP
ss_dig[6:0]