
tick_gen_i
counter0_i__0
I0
I1
O
RTL_OR
clk
reset_n
counter1_i
I0
O
RTL_INV
counter0_i
I1
I0[15:0]
O[15:0]
+
RTL_ADD
counter_reg[15:0]
RST
C
D
Q
RTL_REG_SYNC
tick_i
I0[15:0]
V="1100001101001111"
I1[15:0]
=
O
RTL_EQ
tick
tick_gen