

BTND
BTNC
CLK100MHZ
CPU_RESETN
SW[15:0]
CLK100MHZ_IBUF_inst
CLK100MHZ_IBUF_BUFG_inst
CPU_RESETN_IBUF_inst
reset_n_sync0_reg
reset_n_sync_reg
FDRE
BTND_IBUF_inst
BTNC_IBUF_inst
tick_gen_i
tick_gen
btn_hold_i0
btn_hold_i0_0
btn_hold_i1
btn_hold_i1_0
bin2bcd_i
binary_2_bcd
value_latch_i
value_latch
display_ctrl_i
display_ctrl
SW_IBUF[0]_inst
SW_IBUF[1]_inst
SW_IBUF[2]_inst
SW_IBUF[3]_inst
SW_IBUF[4]_inst
SW_IBUF[5]_inst
SW_IBUF[6]_inst
SW_IBUF[7]_inst
SW_IBUF[8]_inst
SW_IBUF[9]_inst
SW_IBUF[10]_inst
SW_IBUF[11]_inst
SW_IBUF[12]_inst
SW_IBUF[13]_inst
SW_IBUF[14]_inst
SW_IBUF[15]_inst
IBUF
DP_OBUF_inst
DP
OBUF
disp_an_OBUF[0]_inst
disp_an_OBUF[1]_inst
disp_an_OBUF[2]_inst
disp_an_OBUF[3]_inst
disp_an_OBUF[4]_inst
disp_an_OBUF[5]_inst
disp_an_OBUF[6]_inst
disp_an_OBUF[7]_inst
disp_an[7:0]
seg_OBUF[0]_inst
seg_OBUF[1]_inst
seg_OBUF[2]_inst
seg_OBUF[3]_inst
seg_OBUF[4]_inst
seg_OBUF[5]_inst
seg_OBUF[6]_inst
seg[6:0]