

value_latch_i
ones_reg[0]_i_2
LUT6
ones_reg[0]_i_7
LUT6
ones_reg[0]_i_3
LUT6
ones_reg[0]_i_1
LUT6
ones_reg[0]_i_8
LUT6
ones_reg_reg[0]_i_5
MUXF7
dec_hex_reg
FDRE
dec_hex_i_1
LUT5
sw_reg_reg[0]
FDRE
click_sync0_i_1
LUT1
sw_reg_reg[1]
FDRE
sw_reg_reg[2]
FDRE
sw_reg_reg[3]
FDRE
sw_reg_reg[4]
FDRE
sw_reg_reg[5]
FDRE
sw_reg_reg[6]
FDRE
sw_reg_reg[7]
FDRE
sw_reg_reg[8]
FDRE
sw_reg_reg[9]
FDRE
sw_reg_reg[10]
FDRE
sw_reg_reg[11]
FDRE
sw_reg_reg[12]
FDRE
sw_reg_reg[13]
FDRE
sw_reg_reg[14]
FDRE
sw_reg_reg[15]
FDRE
Clk
Q[0]
dec_hex_reg_0
dec_hex_reg_1
ones_reg_reg[0]
ones_reg_reg[0]_0
reset_n_sync
sw_reg_reg[15]_i_1_0[0]
sw[0]
Q[0]
dec_hex
sw_reg_reg[15]_i_1_0[0:0]
value_latch