

display_ctrl_i
ss_dig_OBUF[6]_inst_i_15
LUT6
ss_dig_OBUF[6]_inst_i_16
LUT6
ss_dig_OBUF[6]_inst_i_17
LUT5
ss_dig_OBUF[6]_inst_i_18
LUT5
ss_dig_OBUF[6]_inst_i_19
LUT5
ss_dig_OBUF[6]_inst_i_20
LUT5
ss_dig_OBUF[6]_inst_i_21
LUT6
ss_dig_OBUF[6]_inst_i_22
LUT6
ss_dig_OBUF[6]_inst_i_23
LUT5
ss_dig_OBUF[6]_inst_i_24
LUT5
ss_dig_OBUF[6]_inst_i_25
LUT6
ss_dig_OBUF[6]_inst_i_26
LUT6
ss_dig_OBUF[6]_inst_i_27
LUT6
ss_dig_OBUF[6]_inst_i_28
LUT6
ss_dig_OBUF[6]_inst_i_6
LUT5
ss_dig_OBUF[6]_inst_i_7
LUT6
ss_dig_OBUF[6]_inst_i_8
LUT6
ss_dig_OBUF[6]_inst_i_9
LUT6
ss_dig_OBUF[6]_inst_i_10
LUT6
ss_dig_OBUF[6]_inst_i_11
LUT6
ss_dig_OBUF[6]_inst_i_12
LUT6
ss_dig_OBUF[6]_inst_i_13
LUT6
ss_dig_OBUF[6]_inst_i_14
LUT6
ss_dig_OBUF[6]_inst_i_2
LUT6
ss_dig_OBUF[6]_inst_i_3
LUT6
ss_dig_OBUF[6]_inst_i_4
LUT6
ss_dig_OBUF[6]_inst_i_5
LUT6
disp_an_OBUF[4]_inst_i_1
LUT2
ring_reg_reg[0]
FDRE
ring_reg_reg[1]
FDSE
ring_reg_reg[2]
FDSE
ring_reg_reg[3]
FDSE
ss_dig_OBUF[0]_inst_i_1
LUT4
ss_dig_OBUF[1]_inst_i_1
LUT4
ss_dig_OBUF[2]_inst_i_1
LUT4
ss_dig_OBUF[3]_inst_i_1
LUT4
ss_dig_OBUF[4]_inst_i_1
LUT4
ss_dig_OBUF[5]_inst_i_1
LUT4
ss_dig_OBUF[6]_inst_i_1
LUT4
ring_reg_reg[0]_lopt_replica
FDRE
ring_reg_reg[1]_lopt_replica
FDSE
ring_reg_reg[2]_lopt_replica
FDSE
ring_reg_reg[3]_lopt_replica
FDSE
ring_reg_reg[4]
FDSE
CLK
CE[1:0]
SR
bcd_ye[15:0]
dec_hex
ss_dig_OBUF[6]_inst_i_2_0[3:0]
tick
disp_an_OBUF[4:0]
lopt
lopt_1
lopt_2
lopt_3
ss_dig_OBUF[6:0]
display_ctrl