

1 Pre-Check

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

- 1.1 The compiler may output pseudoinstructions.

True, it's the job of assembler to replace pseudoinstructions

- 1.2 The main job of the assembler is to generate optimized machine code.

True False, that's the job of compiler. The assembler is responsible for replacing pseudoinstructions and resolving offsets

- 1.3 The object files produced by the assembler are only moved, not edited, by the linker.


False The linker needs to relocate all absolute address references

- 1.4 The destination of all jump instructions is completely determined after linking.

True False, Jump relative to register are only known at run-time

2 CALL C (compiling, Assembling, Linking, Loading)

The following is a diagram of the CALL stack detailing how C programs are built and executed by machines:



2.1 What is the Stored Program concept and what does it enable us to do?

It's the idea that instructions are data so we can write programs to manipulate other programs without modifying the physical hardware

2.2 How many passes through the code does the Assembler have to make? Why?

2, one to find all label address, the other to convert all instructions to solve forward reference problem

2.3 Describe the six main parts of the object files outputted by the Assembler (Header, Text, Data, Relocation Table, Symbol Table, Debugging Information).

Header: size and position of other pieces of the object file
Text: machine code Data: static data Relocation Table: code that

2.4 Which step in CALL resolves relative addressing? Absolute addressing?

Assembling

Linking

need to be fixed later
Symbol Table: list of label and data that can be referenced

DI: standard format

3 Assembling RISC-V

Let's say that we have a C program that has a single function `sum` that computes the sum of an array. We've compiled it to RISC-V, but we haven't assembled the RISC-V code yet.

```

1  .import print.s           # print.s is a different file
2  .data
3  array: .word 1 2 3 4 5
4  .text
5  sum:   la t0, array
6         li t1, 4
7         mv t2, x0
8  loop:  blt t1, x0, end
9         slli t3, t1, 2
10        add t3, t0, t3
11        lw t3, 0(t3)
12        add t2, t2, t3
13        addi t1, t1, -1
14        j loop
15  end:   mv a0, t2
16        jal ra, print_int  # Defined in print.s

```

- 3.1 Which lines contain pseudoinstructions that need to be converted to regular RISC-V instructions?

5, 6, 7, 15, 16
 14
 la → auipc, addi j → jal
 li → addi
 mv → addi
 j loop → jal x0, loop

- 3.2 For the branch/jump instructions, which labels will be resolved in the first pass of the assembler? The second?

first: end second: loop

loop will be resolved in the first pass since it's a backward reference
 end will be resolved in the second pass

Let's assume that the code for this program starts at address `0x00061C00`. The code below is labelled with its address in memory (think: why is there a jump of 8 between the first and second lines?).

```

1  0x00061C00: sum:   la t0, array
2  0x00061C08:       li t1, 4
3  0x00061C0C:       mv t2, x0
4  0x00061C10: loop:  blt t1, x0, end
5  0x00061C14:       slli t3, t1, 2
6  0x00061C18:       add t3, t0, t3
7  0x00061C1C:       lw t3, 0(t3)
8  0x00061C20:       add t2, t2, t3
9  0x00061C24:       addi t1, t1, -1

```

Header

la is translated to

2 Risc V instructions

```

10 0x00061C28:      j loop
11 0x00061C2C: end:    mv a0, t2
12 0x00061C30:      jal ra, print_int

```

3.3 What is in the symbol table after the assembler makes its passes?

Sum: $0x00061C00$ *loop: $0x00061C10$ end: $0x00061C2C$*

3.4 What's contained in the relocation table?

$0x00061C30$ *array and print-int*

4 RISC-V Addressing

We have several *addressing modes* to access memory (immediate not listed):

1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
3. Register Addressing uses the value in a register as a memory address. For instance, jalr, jr, and ret, where jr and ret are just pseudoinstructions that get converted to jalr.

4.1 What is the range of 32-bit instructions that can be reached from the current PC using a branch instruction?

$[PC - 4096 \times 4, PC + 4096 \times 4]$

4.2 What is the maximum range of 32-bit instructions that can be reached from the current PC using a jump instruction?

$PC + (2^{12} - 1) \times 4$

4.3 Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

	rd	rs1	rs2	imm	opcode	rd	rs1	rs2	imm	opcode
1 0x002cff00: loop: add t1, t2, t0	0x33	0x5	0x7	0x0	0x6	0x33	0x5	0x7	0x0	0x6
2 0x002cff04: jal ra, foo	0x6F	0x14	0	0	1	0x6F	0x14	0	0	1
3 0x002cff08: bne t1, zero, loop	0x63	0x3F	0	6	1	0x63	0x3F	0	6	1
4 ...										
5 0x002cff2c: foo: jr ra	ra = 0x002cff08					ra = 0x002cff08				

Handwritten notes:

- 0x002cff00 - 0x002cff04* (for jal)
- imm* (for jal)
- discard* (for jal)
- imm* (for jal)
- rd* (for jal)
- opcode* (for jal)
- Jal saves PC+4 in rd*
- 0(0x14/010)*
- 00001*
- 1101111*
- 0000 0010 1000 0000*
- 0000 1100 1111*
- rd* (for jal)
- opcode* (for jal)
- jal ra, foo*