CS 61C Fall 2020

CALL, RISC-V Procedures

Discussion 5: Sept 28, 2020

1 Pre-Check

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

1.1 The compiler may output pseudoinstructions.

True, it's the job of assembles to replace pseudoinstructions

1.2 The main job of the assembler is to generate optimized machine code.


True False, that is the job of complier The assembler is responsible for replacing pseudoinstructions and resolving The object files produced by the assembler are only moved, not edited, by the linker.


false The linker needs to relocate all absolute address references

1.4 The destination of all jump instructions is completely determined after linking.

True False, Jump relative to register are only known at run-time

The following is a diagram of the CALL stack detailing how C programs are built and executed by machines:





3 Assembling RISC-V

0x00061C24:

addi t1, t1, -1

Let's say that we have a C program that has a single function sum that computes the sum of an array. We've compiled it to RISC-V, but we haven't assembled the RISC-V code yet.

```
.import print.s
                                   # print.s is a different file
     .data
     array: .word 1 2 3 4 5
     .text
     sum:
              la t0, array
              li t1, 4
              mv t2, x0
              blt t1, x0, end
     loop:
              slli t3, t1, 2
              add t3, t0, t3
 10
              lw t3, 0(t3)
 11
              add t2, t2, t3
 12
              addi t1, t1, -1
 13
              j loop
 14
              mv a0, t2
     end:
 15
              jal ra, print_int
                                   # Defined in print.s
 16
     Which lines contain pseudoinstructions that need to be converted to regular RISC-V
3.1
                                           la -> auipe, addi
                                                                             j → jal
                                                                                       cj loup -> jol xo.loup
     5.6.7, 15, 76
     For the branch/jump instructions, which labels will be resolved in the first pass of
3.2
     the assembler? The second?
                            second: loop
      first: end
        loop will be resolved in the first pass sinks it's a bockward reference t's assume that the code for this program starts at address 0x00061000. The end will be
     Let's assume that the code for this program starts at address 0x00061C00. The
     code below is labelled with its address in memory (think: why is there a jump of 8
                                                                                       resulved in the
                                          Header
     between the first and second lines?).
                                         la is translated to 
2 Risc V instructions
                           la t0. arrav
     0x00061C00: sum:
                           li t1, 4
     0x00061C08:
                           mv t2, x0
     0x00061C0C:
     0x00061C10: loop:
                           blt t1, x0, end
                           slli t3, t1, 2
     0x00061C14:
     0x00061C18:
                           add t3, t0, t3
     0x00061C1C:
                           lw t3, 0(t3)
                           add t2, t2, t3
     0x00061C20:
```

0x00061C28: j loop 10 0x00061C2C: end: mv a0, t2 11

12 0x00061C30: jal ra, print_int

What is in the symbol table after the assembler makes its passes? 3.3

0x00061C00 (wyb: 0x00061C10

3.4 What's contained in the relocation table?

DX000b1C30

and print-int

RISC-V Addressing

We have several addressing modes to access memory (immediate not listed):

- 1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
- 2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
- 3. Register Addressing uses the value in a register as a memory address. For instance, jalr, jr, and ret, where jr and ret are just pseudoinstructions that get converted to jalr.
- What is the range of 32-bit instructions that can be reached from the current PC 4.1 using a branch instruction?

4.2 What is the maximum range of 32-bit instructions that can be reached from the current PC using a jump instruction?

PC+(2/2-1)+4 כועון סוסט Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

0x002cff00: loop: add t1, t2, 1_0_ Ox 14 0x002cff04: jal ra, foo 1 L OXSE 0x002cff08: bne t1, zero, loop

ነርነ ra = 0XUU2CHOS

0x002cff2c: foo:

4.3

0 0 0 0 0 0 0 0 0 0 0 0

120111) PC+4 in rd

ox C 1

Uluv