CS 61C Fall 2020

# RISC-V Intro & Control Flow

Discussion 4: September 21, 2020

#### Pre-Check

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

1.1 After calling a function and having that function return, the t registers may have been changed during the execution of the function, while a registers cannot.

t rigester may change, a registers cound change tree to the start of an array x. lw so, 4(a0) will always load x[1] into so.

1.2

elements in x don't have to be 4 bytes the x could only have

1.3 Assuming no compiler or operating system protections, it is possible to have the code jump to data stored at O(a0) (offset 0 from the value in register a0) and execute instructions from there.

Could

Assuming integers are 4 bytes, adding the ASCII character 'd' to the address of an integer array would get you the element at index 25 of that array (assuming the array is large enough).

right

1.5 jalr is a shorthand expression for a jal that jumps to the specified label and does not store a return address anywhere.

will store the ra in assigned register
jumps to a label (translated into an immediate by the assemble)
label does the exact same thing as calling jal label. jaly jumps to an address 1 alv Calling j label does the exact same thing as calling jal label. i label doesn't yeturn

j is short for jal Xo, label, it will return the memory address specified in the second argument

#### 2 Basic Instructions

For your reference, here are some of the basic instructions for arithmetic operations and dealing with memory (Note: ARG1 is argument register 1, ARG2 is argument register 2, and DR is destination register):

[inst]	[destination register] [argument register 1] [argument register 2]
add	Adds the two argument registers and stores in destination register
xor	Exclusive or's the two argument registers and stores in destination register
mul	Multiplies the two argument registers and stores in destination register
sll	Logical left shifts ARG1 by ARG2 and stores in DR
srl	Logical right shifts ARG1 by ARG2 and stores in DR
sra	Arithmetic right shifts ARG1 by ARG2 and stores in DR
slt/u	If ARG1 < ARG2, stores 1 in DR, otherwise stores 0, u does unsigned comparison
[inst]	[register] [offset]([register containing base address])
sw	Stores the contents of the register to the address+offset in memory
lw	Takes the contents of address+offset in memory and stores in the register
[inst]	[argument register 1] [argument register 2] [label]
beq	If $ARG1 == ARG2$ , moves to label
bne	If ARG1 != ARG2, moves to label
[inst]	[destination register] [label]
jal	Stores the next instruction's address into DR and moves to label

You may also see that there is an "i" at the end of certain instructions, such as addi, slli, etc. This means that ARG2 becomes an "immediate" or an integer instead of using a register. There are also immediates in some other instructions such as **sw** and **lw**. Note that the size (maximum number of bits) of an immediate in any given instruction depends on what type of instruction it is (more on this soon!).

2.1 Assume we have an array in memory that contains int \*arr = {1,2,3,4,5,6,0}. Let register s0 hold the address of the element at index 0 in arr. You may assume integers are four bytes and our values are word-aligned. What do the snippets of RISC-V code do? Assume that all the instructions are run one after the other in the same context.

RISC-V Intro & Control Flow 3

a) lw t0, 12(s0) -->

load value 4 to to

b) sw t0, 16(s0) --

--> store 4 to arr [4]

c) slli t1, t0, 2
 add t2, s0, t1
 lw t3, 0(t2) - addi t3, t3, 1

t3, 0(t2)

 $\begin{array}{ccc}
+3 & +4 & +3 & +5 & +4 \\
+3 & +4 & +3 & +5 & +5 & +5
\end{array}$ 

d) lw t0, 0(s0)
 xori t0, t0, 0xFFF -->
 addi t0, t0, 1

# 3 C to RISC-V

### $\fbox{3.1}$ Translate between the C and RISC-V verbatim.

C	RISC-V
// s0 -> a, s1 -> b // s2 -> c, s3 -> z int a = 4, b = 5, c = 6, z; z = a + b + c + 10;	li So, 4 add, a, a, c  li S1, 5 addi a, α, 10  li S2, 6 mv 2, a  add a, a, b
// s0 -> int * p = intArr; // s1 -> a; *p = 0; int a = 2; p[1] = p[a] = a;	1; tv. 0 add so, so, s, sw to. 0 (So) Sw S1, 0 (So) odd S1, Xo, 2 Sw S1, 0 (So)
<pre>// s0 -&gt; a, s1 -&gt; b int a = 5, b = 10; if(a + a == b) {     a = 0; } else {     b = a - 1; }</pre>	So, 5   So, 5   add to, so, so   bey +v, so, zero   add; so, so -1   zero:   i so, o
int $a = 0$ ; int $b = 1$ ; for $(a; a < 30; a + t)$ b = b + b; }	addi s0, x0, 0 addi s1, x0, 1 addi t0, x0, 30 loop: beq s0, t0, exit add s1, s1, s1 addi s0, s0, 1 jal x0, loop exit:
<pre>// s0 -&gt; n, s1 -&gt; sum // assume n &gt; 0 to start for(int sum = 0; n &gt; 0; n) {    sum += n; }</pre>	li G, D exit:  li Go, n  beg n, Xo. exit  add S, S, S, So  addi Go, So1

## 4 RISC-V with Arrays and Lists

struct ll {

Comment what each code block does. Each block runs in isolation. Assume that there is an array, int arr[6] = {3, 1, 4, 1, 5, 9}, which starts at memory address 0xBFFFFF00, and a linked list struct (as defined below), struct 11\* 1st, whose first element is located at address 0xABCD0000. Let s0 contain arr's address 0xBFFFFF00, and let s1 contain 1st's address 0xABCD0000. You may assume integers and pointers are 4 bytes and that structs are tightly packed. Assume that 1st's last node's next is a NULL pointer to memory address 0x00000000.

```
int val;
         struct 11* next;
     }
                          to=3
4.1
     lw
        t0, 0(s0)
                          +1=4
        t1, 8(s0)
                          +2=7
arr [17=7
     add t2, t0, t1
        t2, 4(s0)
                             while s, != end;
               s1, x0, end
     loop: beq
4.2
                                to= 11-2 val
                t0, 0(s1)
           addi t0, t0, 1
                                  to = +.+1
11-12 | 10
                t0, 0(s1)
           1w
                s1, 4(s1)
                                  S, = 11-11PV1
               x0, loop
           jal
      end:
                                to =0
            add t0, x0, x0
4.3
                              t_1 = 1

f_1 = 0 end

t_2 = t_0 < 2? 1:0
           slti t1, t0, 6
     loop:
            beq t1, x0, end
            slli t2, t0, 2
            add
               t3, s0, t2
                                  tz= a11+ t2
                 t4, 0(t3)
                                    +4= an [t27
                t4, x0, t4
                                    to= - t4
                 t4, 0(t3)
                                   arr Ct2] = - t4
            addi t0, t0, 1
            jal x0, loop
                                   to += 1
      end:
```

## 5 RISC-V Calling Conventions

[5.1] How do we pass arguments into functions?

6

How are values returned by functions?


use ao and a, as the return value registas

What is sp and how should it be used in the context of RISC-V functions?

Which values need to saved by the caller, before jumping to a function using jal?

Which values need to be restored by the callee, before returning from a function? 5.5

In a bug-free program, which registers are guaranteed to be the same after a function call? Which registers aren't guaranteed to be the same?



Writing RISC-V Functions

Write a function sumSquare in RISC-V that, when given an integer n, returns the 6.1 summation below. If n is not positive, then the function returns 0.

$$n^2 + (n-1)^2 + (n-2)^2 + \ldots + 1^2$$

For this problem, you are given a RISC-V function called square that takes in a single integer and returns its square.

First, let's implement the meat of the function: the squaring and summing. We will be abiding by the caller/callee convention, so in what register can we expect the parameter n? What registers should hold square's parameter and return value? In what register should we place the return value of sumSquare?

exit:

jy ya

6.2 Since sumSquare is the callee, we need to ensure that it is not overriding any registers that the caller may use. Given your implementation above, write a prologue and epilogue to account for the registers you used.