Homework2: Ripple Carry Adder

Ripple carry adder

- Design a 1_bit full adder using Dataflow level Verilog.
- Design a four bits ripple carry adder by combining four 1_bit full adders.

