# **ADSP-BF561 EZ-KIT Lite® Evaluation System Manual**

Revision 2.0, January 2005

Part Number

82-000811-01

Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106



# **Copyright Information**

© 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

# **Limited Warranty**

The EZ-KIT Lite evaluation system is warranted against defects in materials and workmanship for a period of one year from the date of purchase from Analog Devices or from an authorized dealer.

#### Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

### Trademark and Service Mark Notice

The Analog Devices logo, VisualDSP++, the VisualDSP++ logo, Blackfin, CROSSCORE, the CROSSCORE logo, and EZ-KIT Lite are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

### **Regulatory Compliance**

The ADSP-BF561 EZ-KIT Lite evaluation system has been certified to comply with the essential requirements of the European EMC directive 89/336/EEC (inclusive 93/68/EEC) and, therefore, carries the "CE" mark.

The ADSP-BF561 EZ-KIT Lite evaluation system has been appended to Analog Devices Development Tools Technical Construction File referenced "DSPTOOLS1" dated December 21, 1997 and was awarded CE Certification by an appointed European Competent Body and is on file.



The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.



### **PREFACE**

| Purpose of This Manual xii                     |
|--|
| Intended Audience xiii                         |
| Manual Contents xiii                           |
| What's New in This Manual xiv                  |
| Technical or Customer Support xiv              |
| Supported Processorsxv                         |
| Product Informationxv                          |
| MyAnalog.comxv                                 |
| Processor Product Informationxvi               |
| Related Documentsxvi                           |
| Online Technical Documentation xviii           |
| Accessing Documentation From VisualDSP++ xviii |
| Accessing Documentation From Windows xix       |
| Accessing Documentation From Webxix            |
| Printed Manuals xix                            |
| VisualDSP++ Documentation Setxx                |
| Hardware Tools Manualsxx                       |
| Processor Manuals                              |

| Data Sheets xx                   |
|----------------------------------|
| Notation Conventions xxi         |
| USING EZ-KIT LITE                |
| Package Contents                 |
| Default Configuration            |
| Installation and Session Startup |
| Evaluation License Restrictions  |
| External Memory                  |
| LEDs and Push Buttons            |
| Audio Interface                  |
| Video Interface                  |
| Example Programs                 |
| Flash Programmer Utility 1-12    |
| Background Telemetry Channel     |
| VisualDSP++ Interface            |
| Target Options                   |
| Reset Options                    |
| On Emulator Exit                 |
| XML File                         |
| Other Options                    |
| Restricted Software Breakpoints  |
| EZ-KIT LITE HARDWARE REFERENCE   |
| System Architecture              |

| External Bus Interface Unit            | 2-3  |
|--|------|
| SPORT0 Audio Interface                 | 2-3  |
| SPI Interface                          | 2-3  |
| Programmable Flags                     | 2-4  |
| PPI Interfaces                         | 2-6  |
| Video Output (PPI1)                    | 2-7  |
| Video Input (PPI0)                     | 2-8  |
| UART Port                              | 2-8  |
| Expansion Interface                    | 2-8  |
| JTAG Emulation Port                    | 2-9  |
| Jumper and DIP Switch Settings         | 2-10 |
| Video Configuration Switch (SW2)       | 2-10 |
| Boot Mode Switch (SW3)                 | 2-11 |
| Push Button Enable Switch (SW4)        | 2-12 |
| PPI Clock Select Switch (SW5)          | 2-13 |
| Test DIP Switches (SW10 and SW11)      | 2-13 |
| LEDs and Push Buttons                  | 2-14 |
| Reset Push Button (SW1)                | 2-14 |
| Programmable Flag Push Buttons (SW9-6) | 2-15 |
| Power LED (J7)                         | 2-15 |
| Reset LEDs (LED2 and LED3)             | 2-15 |
| USB Monitor LED (LED4)                 | 2-16 |
| User LEDs (LED12-5, LED20-13)          | 2-16 |
| Connectors                             | 2-17 |

| Ex  | pansion Interface (J3-1) | 2-17 |
|-----|--------------------------|------|
| Au  | dio (J4 and J5)          | 2-18 |
| Vio | deo (J6)                 | 2-18 |
| Pov | wer (J7)                 | 2-18 |
| US  | B (J8)                   | 2-19 |
| RS  | 232 (P2)                 | 2-20 |
| SP  | ORT0 (P3)                | 2-20 |
| JT  | AG (P4)                  | 2-20 |

# **BILL OF MATERIALS**

### **INDEX**

# **PREFACE**

Thank you for purchasing the ADSP-BF561 EZ-KIT Lite<sup>®</sup>, Analog Devices, Inc. evaluation system for Blackfin<sup>®</sup> processors.

The Blackfin processors are embedded processors that support a Media Instruction Set Computing (MISC) architecture. This architecture is the natural merging of RISC, media functions, and digital signal processing (DSP) characteristics towards delivering signal processing performance in a microprocessor-like environment.

The evaluation board is designed to be used in conjunction with the VisualDSP++<sup>®</sup> development environment to test the capabilities of the ADSP-BF561 Blackfin processors. The VisualDSP++ development environment gives you the ability to perform advanced application code development and debug, such as:

- Create, compile, assemble, and link application programs written in C++, C and ADSP-BF561 assembly
- · Load, run, step, halt, and set breakpoints in application program
- Read and write data and program memory
- Read and write core and peripheral registers
- Plot memory

Access to the ADSP-BF561 processor from a personal computer (PC) is achieved through a USB port or an optional JTAG emulator. The USB interface gives unrestricted access to the ADSP-BF561 processor and the evaluation board peripherals. Analog Devices JTAG emulators offer faster

communication between the host PC and target hardware. Analog Devices carries a wide range of in-circuit emulation products. To learn more about Analog Devices emulators and processor development tools, go to http://www.analog.com/dsp/tools/.

ADSP-BF561 EZ-KIT Lite provides example programs to demonstrate the capabilities of the evaluation board.



The ADSP-BF561 EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

- VisualDSP++ allows a connection to the ADSP-BF561
  EZ-KIT Lite via the USB Debug Agent interface only. Connections to simulators and emulation products are no longer allowed.
- The linker restricts a users program to 41 KB of internal memory for code space with no restrictions for data space.

#### The board features:

- Analog Devices ADSP-BF561 processor
  - 256-pin Mini-BGA package
  - 30 MHz CLKIN oscillator
- Synchronous Dynamic Random Access Memory (SDRAM)
  - ✓ 64 MB (16M x 16 bits x 2 chips)
- Flash Memory
  - ✓ 8 MB (4M x 16 bits)

- Analog Audio Interface
  - → AD1836 A Analog Devices 96 kHz audio codec
  - 4 input RCA phono jacks (2 Stereo Channels)
  - → 6 output RCA phono jacks (3 Stereo Channels)
- Analog Video Interface
  - → ADV7183A video decoder w/ 3 input RCA phono jacks
  - ADV7179 video encoder w/ 3 output RCA phono jacks
- Universal Asynchronous Receiver/Transmitter (UART)
  - → ADM3202 RS-232 line driver/receiver
  - → DB9 male connector
- LEDs
  - ✓ 20 LEDs: 1 power (green), 1 board reset (red), 1 USB (red), 16 general purpose (amber), and 1 USB monitor (amber)
- Push Buttons
  - 5 push buttons with debounce logic: 1 reset,
     4 programmable flags
- Expansion Interface
  - PPIO, PPI1, SPI, EBIU, Timers11-0, UART,
     Programmable Flags, SPORTO, SPORT1
- Other Features
  - JTAG ICE 14-pin header

The EZ-KIT Lite board holds 8 MB of flash memory, which can be used to store user-specific boot code, allowing the board to run as a stand-alone unit. The board also holds 512-Mb SDRAM, which can be used at runtime. For more information see "External Memory" on page 1-6.

#### **Purpose of This Manual**

SPORTO interfaces with the AD1836A audio codec, allowing you to create audio signal processing applications. SPORTO also attaches to an off-board connector to allow communication with other serial devices. For information about SPORTO, see "SPORTO Audio Interface" on page 2-3.

The Parallel Peripheral Interfaces (PPIs) of the processor connect to both a video encoder and video decoder, allowing you to create video signal processing applications. For information on how the board utilizes the processor's PPIs, see "PPI Interfaces" on page 2-6.

The UART of the processor connects to an RS232 Line Driver and a DB9 male connector, allowing you to interface with a PC or other serial device. For information about the UART, see "UART Port" on page 2-8.

Additionally, the EZ-KIT Lite board provides access to most of the processor's peripheral ports. Access is provided in the form of a three-connector expansion interface. For information about the expansion interface, see "Expansion Interface" on page 2-8.

# **Purpose of This Manual**

The ADSP-BF561 EZ-KIT Lite Evaluation System Manual provides instructions for installing the product hardware (board). The text describes the operation and configuration of the board components and provides guidelines for running your own code on the ADSP-BF561 EZ-KIT Lite. Finally, a schematic and a bill of materials are provided as a reference for future designs.

The product software installation is detailed in the *VisualDSP++ Installation Quick Reference Card*.

### Intended Audience

The primary audience for this manual is a programmer who is familiar with Analog Devices processors. This manual assumes that the audience has a working knowledge of the appropriate processor architecture and instruction set. Programmers who are unfamiliar with Analog Devices processors can use this manual but should supplement it with other texts (such as the ADSP-BF561 Blackfin Processor Hardware Reference and Blackfin Processor Instruction Set Reference) that describe your target architecture.

Programmers who are unfamiliar with VisualDSP++ should refer to the VisualDSP++ online Help and user's or getting started guides. For the locations of these documents, see "Related Documents".

# **Manual Contents**

The manual consists of:

- Chapter 1, "Using EZ-KIT Lite" on page 1-1
  Describes the EZ-KIT Lite functionality from a programmer's perspective and provides an easy-to-access memory map
- Chapter 2, "EZ-KIT Lite Hardware Reference" on page 2-1 Provides information on the EZ-KIT Lite hardware components.

#### What's New in This Manual

- Appendix A, "Bill Of Materials" on page A-1
   Provides a list of components used to manufacture the EZ-KIT Lite board.
- Appendix B, "Schematics" on page B-1
  Provides the resources to allow EZ-KIT Lite board-level debugging
  or to use as a reference design.
- This appendix is not part of the online Help. The online Help viewers should go to the PDF version of the ADSP-BF561 EZ-KIT Lite Evaluation System Manual located in the Docs\EZ-KIT Lite Manuals folder on the installation CD to see the schematics. Alternatively, the schematics can be found on the Analog Devices Web site, www.analog.com/processors.

# What's New in This Manual

This revision of the ADSP-BF561 EZ-KIT Lite Evaluation System Manual provides an updated listing of related documents and updated licensing information.

# **Technical or Customer Support**

You can reach DSP Tools Support in the following ways.

- Visit the Embedded Processing and DSP products Web site at http://www.analog.com/processors/technicalSupport
- E-mail tools questions to dsptools.support@analog.com
- E-mail processor questions to dsp.support@analog.com
- Phone questions to 1-800-ANALOGD

- Contact your Analog Devices, Inc. local sales office or authorized distributor
- Send questions by mail to:

```
Analog Devices, Inc.
One Technology Way
P.O. Box 9106
Norwood, MA 02062-9106
USA
```

# **Supported Processors**

This EZ-KIT Lite evaluation system supports the Analog Devices ADSP-BF561 Blackfin embedded processors.

# **Product Information**

You can obtain product information from the Analog Devices Web site, from the product CD-ROM, or from the printed publications (manuals).

Analog Devices is online at www.analog.com. Our Web site provides information about a broad range of products—analog integrated circuits, amplifiers, converters, and digital signal processors.

# MyAnalog.com

MyAnalog.com is a free feature of the Analog Devices Web site that allows customization of a Web page to display only the latest information on products you are interested in. You can also choose to receive weekly e-mail notifications containing updates to the Web pages that meet your interests. MyAnalog.com provides access to books, application notes, data sheets, code examples, and more.

#### **Product Information**

### Registration:

Visit www.myanalog.com to sign up. Click **Register** to use MyAnalog.com. Registration takes about five minutes and serves as means for you to select the information you want to receive.

If you are already a registered user, just log on. Your user name is your e-mail address.

#### **Processor Product Information**

For information on embedded processors and DSPs, visit our Web site at www.analog.com/processors, which provides access to technical publications, data sheets, application notes, product overviews, and product announcements.

You may also obtain additional information about Analog Devices and its products in any of the following ways.

- E-mail questions or requests for information to dsp.support@analog.com
- Fax questions or requests for information to 1-781-461-3010 (North America) +49 (89) 76 903-557 (Europe)
- Access the FTP Web site at ftp ftp.analog.com or ftp 137.71.23.21 ftp://ftp.analog.com

#### **Related Documents**

For information on product related development software, see the following publications.

Table 1. Related Processor Publications

| Title  | Description   |
|--|---|
| ADSP-BF561 Blackfin Embedded Symmetric Multi-Processor Datasheet | General functional description, pinout, and timing                        |
| ADSP-BF561 Blackfin Processor Hardware<br>Reference              | Description of internal processor architecture and all register functions |
| Blackfin Processor Instruction Set Reference                     | Description of all allowed processor assembly instructions                |

Table 2. Related VisualDSP++ Publications

| Title  | Description   |
|--|---|
| VisualDSP++ User's Guide   | Description of VisualDSP++ features and usage                             |
| VisualDSP++ Assembler and Preprocessor<br>Manual                         | Description of the assembler function and commands                        |
| VisualDSP++ C/C++ Complier and<br>Library Manual for Blackfin Processors | Description of the complier function and commands for Blackfin processors |
| VisualDSP++ Linker & Utilities Manual                                    | Description of the linker function and commands                           |
| VisualDSP++ Loader Manual  | Description of the loader/splitter function and commands                  |



If you plan to use the EZ-KIT Lite board in conjunction with a JTAG emulator, also refer to the documentation that accompanies the emulator.

All documentation is available online. Most documentation is available in printed form.

Visit the Technical Library Web site to access all processor and tools manuals and data sheets:

http://www.analog.com/processors/resources/technicalLibrary

#### Online Technical Documentation

Online documentation comprises the VisualDSP++ Help system, software tools manuals, hardware tools manuals, processor manuals, the Dinkum Abridged C++ library, and Flexible License Manager (FlexLM) network license manager software documentation. You can easily search across the entire VisualDSP++ documentation set for any topic of interest. For easy printing, supplementary .PDF files of most manuals are provided in the Docs folder on the VisualDSP++ installation CD.

Each documentation file type is described as follows.

| File             | Description  |
|------------------|--|
| .CHM             | Help system files and manuals in Help format   |
| .HTM or<br>.HTML | Dinkum Abridged C++ library and FlexLM network license manager software documentation. Viewing and printing the .HTML files requires a browser, such as Internet Explorer 4.0 (or higher). |
| .PDF             | VisualDSP++ and processor manuals in Portable Documentation Format (PDF). Viewing and printing the .PDF files requires a PDF reader, such as Adobe Acrobat Reader (4.0 or higher).         |

If documentation is not installed on your system as part of the software installation, you can add it from the VisualDSP++ CD at any time by running the Tools installation. Access the online documentation from the VisualDSP++ environment, Windows<sup>®</sup> Explorer, or the Analog Devices Web site.

# Accessing Documentation From VisualDSP++

To view VisualDSP++ Help, click on the Help menu item or go to the Windows task bar and navigate to the VisualDSP++ documentation via the **Start** menu.

To view ADSP-BF561 EZ-KIT Lite Help, which is part of the VisualDSP++ Help system, use the **Contents** or **Search** tab of the Help window.

### **Accessing Documentation From Windows**

In addition to any shortcuts you may have constructed, there are many ways to open VisualDSP++ online Help or the supplementary documentation from Windows.

Help system files (.CHM) are located in the Help folder, and .PDF files are located in the Docs folder of your VisualDSP++ installation CD-ROM. The Docs folder also contains the Dinkum Abridged C++ library and the FlexLM network license manager software documentation.

Your software installation kit includes online Help as part of the Windows<sup>®</sup> interface. These help files provide information about VisualDSP++ and the ADSP-BF561 EZ-KIT Lite evaluation system.

### **Accessing Documentation From Web**

Download manuals at the following Web site:

http://www.analog.com/processors/resources/technicalLibrary/manuals.

Select a processor family and book title. Download archive (.ZIP) files, one for each manual. Use any archive management software, such as WinZip, to decompress downloaded files.

#### **Printed Manuals**

For general questions regarding literature ordering, call the Literature Center at 1-800-ANALOGD (1-800-262-5643) and follow the prompts.

#### **Product Information**

#### VisualDSP++ Documentation Set

To purchase VisualDSP++ manuals, call 1-603-883-2430. The manuals may be purchased only as a kit.

If you do not have an account with Analog Devices, you are referred to Analog Devices distributors. For information on our distributors, log onto http://www.analog.com/salesdir/continent.asp.

#### Hardware Tools Manuals

To purchase EZ-KIT Lite and In-Circuit Emulator (ICE) manuals, call 1-603-883-2430. The manuals may be ordered by title or by product number located on the back cover of each manual.

#### **Processor Manuals**

Hardware reference and instruction set reference manuals may be ordered through the Literature Center at 1-800-ANALOGD (1-800-262-5643), or downloaded from the Analog Devices Web site. Manuals may be ordered by title or by product number located on the back cover of each manual.

#### **Data Sheets**

All data sheets (preliminary and production) may be downloaded from the Analog Devices Web site. Only production (final) data sheets (Rev. 0, A, B, C, and so on) can be obtained from the Literature Center at 1-800-ANALOGD (1-800-262-5643); they also can be downloaded from the Web site.


To have a data sheet faxed to you, call the Analog Devices Faxback System at 1-800-446-6212. Follow the prompts and a list of data sheet code numbers will be faxed to you. If the data sheet you want is not listed, check for it on the Web site.

# **Notation Conventions**

Text conventions used in this manual are identified and described as follows.

| Example                      | Description  |  |
|------------------------------|--|--|
| Close command<br>(File menu) | Titles in reference sections indicate the location of an item within the VisualDSP++ environment's menu system (for example, the Close command appears on the File menu).  |  |
| {this   that}                | Alternative required items in syntax descriptions appear within curly brackets and separated by vertical bars; read the example as this or that. One or the other is required.   |  |
| [this   that]                | Optional items in syntax descriptions appear within brackets and separated by vertical bars; read the example as an optional this or that.   |  |
| [this,]                      | Optional item lists in syntax descriptions appear within brackets delimited by commas and terminated with an ellipse; read the example as an optional comma-separated list of this.  |  |
| .SECTION                     | Commands, directives, keywords, and feature names are in text with letter gothic font.   |  |
| filename                     | Non-keyword placeholders appear in text with italic style format.  |  |
| <b>i</b>                     | Note: For correct operation, A Note provides supplementary information on a related topic. In the online version of this book, the word Note appears instead of this symbol.   |  |
| M                            | Caution: Incorrect device operation may result if  Caution: Device damage may result if  A Caution identifies conditions or inappropriate usage of the produthat could lead to undesirable results or product damage. In the only version of this book, the word Caution appears instead of this symbol. |  |
| $\Diamond$                   | Warning: Injury to device users may result if  A Warning identifies conditions or inappropriate usage of the produt that could lead to conditions that are potentially hazardous for the devices users. In the online version of this book, the word Warning appears instead of this symbol.             |  |

### **Notation Conventions**



# 1 USING EZ-KIT LITE

This chapter provides specific information to assist you with development of programs for the ADSP-BF561 EZ-KIT Lite evaluation system.

The information appears in the following sections.

- "Package Contents" on page 1-2
   Lists the items contained in your ADSP-BF561 EZ-KIT Lite package.
- "Default Configuration" on page 1-3 Shows the default configuration of the ADSP-BF561 EZ-KIT Lite.
- "Installation and Session Startup" on page 1-5
   Instructs how to start a new or open an existing
   ADSP-BF561EZ-KIT Lite session using VisualDSP++.
- "Evaluation License Restrictions" on page 1-6
   Describes the restrictions of the VisualDSP++ demo license shipped with the EZ-KIT Lite.
- "External Memory" on page 1-6
  Defines the ADSP-BF561 EZ-KIT Lite's external memory map.
- "LEDs and Push Buttons" on page 1-9.
   Describes the board's LEDs and push buttons.
- "Audio Interface" on page 1-10
   Describes the board's audio interface.
- "Video Interface" on page 1-11
  Describes the board's video interface.

#### **Package Contents**

- "Example Programs" on page 1-12
   Provides information about the example programs included in the ADSP-BF561 EZ-KIT Lite evaluation system.
- "Flash Programmer Utility" on page 1-12
   Highlights the advantages of the Flash Programmer utility of VisualDSP++.
- "Background Telemetry Channel" on page 1-13
   Highlights the advantages of the Background Telemetry Channel feature of VisualDSP++.
- "VisualDSP++ Interface" on page 1-13
   Describes the target options facilities of the EZ-KIT Lite system.

For more detailed information about programming the ADSP-BF561 Blackfin processor, see the documents referred to as "Related Documents".

# **Package Contents**

Your ADSP-BF561 EZ-KIT Lite evaluation system package contains the following items.

- ADSP-BF561 EZ-KIT Lite board
- VisualDSP++ Installation Quick Reference Card
- CD containing:
  - VisualDSP++ software
  - → ADSP-BF561 EZ-KIT Lite software
  - USB driver files
  - Example programs
  - → ADSP-BF561 EZ-KIT Lite Evaluation System Manual (this document)

- Universal 7.5V DC power supply
- USB 2.0 cable
- Registration card (please fill out and return)

If any item is missing, contact the vendor where you purchased your EZ-KIT Lite or contact Analog Devices, Inc.

# **Default Configuration**

The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.



The ADSP-BF561 EZ-KIT Lite board is designed to run outside your personal computer as a stand-alone unit. You do not have to open your computer case.

When removing the EZ-KIT Lite board from the package, handle the board carefully to avoid the discharge of static electricity, which may damage some components. Figure 1-1 shows the default jumper settings, DIP switch, connector locations, and LEDs used in installation. Confirm that your board is set up in the default configuration before using the board.

# **Default Configuration**




Figure 1-1. EZ-KIT Lite Hardware Setup

# **Installation and Session Startup**



For correct operation, install the software and hardware in the order presented in the *VisualDSP++ Installation Quick Reference Card*.

- 1. Verify that the yellow USB monitor LED (LED4, located near the USB connector) is lit. This signifies that the board is communicating properly with the host PC and is ready to run VisualDSP++.
- 2. From the **Start** menu, navigate to the VisualDSP++ environment via the **Programs** menu.

If you are running VisualDSP++ for the first time, the **New Session** dialog box appears on the screen (skip the rest of the procedure and go to step 3).

If you have run VisualDSP++ previously, the last opened session appears on the screen.

To switch to another session, via the **Session List** dialog box, hold down the **Ctrl** key while starting VisualDSP++ (go to step 5).

- 3. In Debug target, select Blackfin Emulators/EZ-KIT Lites.
  In Platform, select the appropriate EZ-KIT Lite via a debug agent (ADSP-BF561 EZ-KIT Lite via Debug Agent).
  In Session name, type a new name or accept the default.
- 4. Click **OK** to return to the **Session List**.
- 5. Highlight the session and click Activate.

### **Evaluation License Restrictions**

The ADSP-BF561 EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

- VisualDSP++ allows a connection to the ADSP-BF561 EZ-KIT
   Lite via the USB Debug Agent interface only. Connections to simulators and emulation products are no longer allowed.
- The linker restricts a users program to 41 KB of internal memory for code space with no restrictions for data space.
- The EZ-KIT Lite hardware must be connected and powered up to use VisualDSP++ with a valid evaluation or permanent license.

Refer to the VisualDSP++ Installation Quick Reference Card for details.

# **External Memory**

EZ-KIT Lite board includes two types of external memory, 64-MB SDRAM and 8-MB flash. Table 1-1 shows the memory map of these devices. The complete configuration of the ADSP-BF561 processor internal SRAM is detailed in Figure 1-2.

Table 1-1. EZ-KIT Lite External Memory Map

| Start Address       | End Address | Description   |
|---------------------|-------------|---|
| 0x00000000          | 0x3FFFFFF   | SDRAM Bank 0; see "External Memory" on page 1-6         |
| 0x20000000          | 0x207FFFFF  | ASYNC Memory Bank 0; see "External Memory" on page 1-6. |
| All other locations |             | Not used  |




Figure 1-2. ADSP-BF561 Processor Internal Memory Map

The 8 MB of flash memory is organized as 4M x 16 bit and mapped into a ADSP-BF561 processor's ASYNC Memory Bank 0 (~AMS0, memory select signal connects to the flash memory's output enable pin).

The 64 MB of SDRAM is organized as 16M x 32 bits wide. The processor's memory select pin ~SMS0 is configured for the SDRAM. Three SDRAM control registers must be initialized in order to access the SDRAM memory.

When in a VisualDSP++ EZ-KIT Lite session, you can automatically configure the SDRAM registers by selecting the Use XML reset values box on the Target Options dialog box, which is accessible through the Settings

### **External Memory**

pull-down menu. The values for the EBIU\_SDGCTL, EBIU\_SDBCTL, and EBIU\_SDRRC registers have been set in the ADSP-BF561.xml file found in your VisualDSP\SYSTEM folder under the RegReset tag. These values can be changed to be more optimal depending on the SCLK frequency.

The values in Table 1-2 are programmed by default whenever Bank 0 is accessed through the debugger (for example, when viewing memory windows or loading a program). The numbers are derived for maximum flexibility and work for a system clock frequency between 60 MHz and 133 MHz.

Table 1-2. EZ-KIT Lite Session SDRAM Default Settings

| Register    | Value      | Function                       |
|-------------|------------|--------------------------------|
| EBIU_SDGCTL | 0x0091998D | Calculated with SCLK = 133 MHz |
| EBIU_SDBCTL | 0x00000013 |                                |
| EBIU_SDRRC  | 0x000001CF | Calculated with SCLK = 120 MHz |

The EBIU\_SDGCTL register can only be written once after the processor comes out of reset. Therefore, the user code should not reinitialize this register. Clearing the **Use XML reset values** checkbox allows manual configuration of the EBIU registers. For more information, see "Target Options" on page 1-14.

Automatic configuration of the SDRAM is not optimized for a specific SCLK frequency. Table 1-3 shows the optimized configuration for the SDRAM registers using a 120 MHz SCLK. The frequency of 120 MHz is the maximum SCLK frequency when using a 600 MHz core frequency, the maximum frequency for the EZ-KIT Lite. Only the SDRRC register needs to be modified in the user code to achieve maximum performance.

Table 1-3. SDRAM Optimum Settings<sup>1</sup>

| Register    | Value      |
|-------------|------------|
| EBIU_SDGCTL | 0x0091998D |
| EBIU_SDBCTL | 0x00000013 |
| EBIU_SDRRC  | 0x000003A0 |

1 Calculated with SCLK = 120 MHz

For more information about the memory connection on the EZ-KIT Lite, see "External Bus Interface Unit" on page 2-3.



An example program is included in the EZ-KIT installation directory to demonstrate how to set up the SDRAM interface.

# LEDs and Push Buttons

The EZ-KIT Lite provides four push buttons and sixteen LEDs for general-purpose IO.

Sixteen LEDs labeled LED5 through LED20 are controlled by the processor's programmable flags PF32 through PF47 (equivalent to PPI0 D15-8 and PPI1 D15-8). These LEDs are accessed through the Flag 2 registers. First, the direction must be configured to output by setting the bits of the FI02\_DIR register to "1". Then the value of the LEDs can be modified using one the FI02\_FLAG\_D, FI02\_FLAG\_C, FI02\_FLAG\_S, or FI02\_FLAG\_T registers.

The four general-purpose push buttons are labeled SW6 through SW9. These connect to the programmable flags PF8-5. A status of each individual button can be read through the FI00\_FLAG\_D register. When the corresponding bit of the register reads "1", a switch is being pressed-on. When the switch is released, the bit reads "0". A connection between the

#### Audio Interface

push button and PF input is established through the SW4 DIP switch. For information on how to disconnect the switch from the programmable flag and use it for another objective, see "Push Button Enable Switch (SW4)".



An example program is included in the EZ-KIT installation directory to demonstrate the functionality of the LEDs and push buttons.

# **Audio Interface**

The AD1836A audio codec provides three channels of stereo audio output and two channels of multichannel 96 kHz input. The SPORTO interface of the processor links with the stereo audio data input and output pins of the AD1836A codec. The processor is capable of transferring data to the audio codec in Time-Division Multiplexed (TDM) or Two-Wire Interface (TWI) mode.

The TWI mode allows the codec to operate with a 96 kHz sample rate but restricts the output to two channels. TDM mode can operate at a maximum of 48 kHz sample rate but allows simultaneous use of all input and output channels. When using TWI mode, the TSCLKO and RSCLKO pins, as well as the TFSO and RFSO pins of the processor, must be tied together externally to the processor. This is accomplished with the SW4 DIP switch. See "Push Button Enable Switch (SW4)" on page 2-12 for more information.

The AD1836A audio codec's internal configuration registers are configured using the processor's PF4 programmable flag pin is used as the select for this device. For more information on how to configure the multichannel codec, download the datasheet from Analog Devices website, www.analog.com.

The AD1836A codec reset is controlled by the processor's programmable flag PF15. When PF15 is "0", the reset is asserted. When PF15 is "1", the reset is de-asserted. Note, when PF15 is not driven (configured as input), the AD1836A reset is asserted due to the pull-down resistor. See "Programmable Flags" on page 2-4 for more information.



Example programs are included in the EZ-KIT installation directory to demonstrate the AD1836A codec operation.

# Video Interface

The board supports video input and output applications. The ADV7179 video encoder provides up to three output channels of analog video, while the ADV7183A video decoder provides up to three input channels of analog video. The video encoder connects to the Parallel Peripheral Interface 1 (PPI1), while the video decoder connects to the Parallel Peripheral Interface 0, (PPI0). Each PPI interface has an individual clock that is configured by the SW5 switch settings. See "PPI Clock Select Switch (SW5)" on page 2-13 for more information.

Both the encoder and the decoder connect to the Parallel Peripheral Interfaces (PPI input clock) of the ADSP-BF561 processor. For additional information on the video interface hardware, refer to "PPI Interfaces" on page 2-6.

For the video interface to be operational, the following basic steps must be performed.

- 1. Configure the SW2 DIP switch as required by the application. Refer to "Video Configuration Switch (SW2)" on page 2-10 for details.
- 2. De-assert the video device's reset by setting a corresponding programmable flag "High". Note that PF14 controls the ADV7179 encoder's reset, while PF13 controls the ADV7183A decoder's reset.

#### **Example Programs**

- 3. If using the decoder:
  - Enable device by driving programmable flag output PF2 to "0".
  - Select PPIO clock; for details, refer to "PPI Clock Select Switch (SW5)" on page 2-13.
- 4. Program internal registers of the video device in use. Both video encoder and decoder use a 2-wire serial interface to access internal registers. The PFO programmable flag functions as a serial clock (SCL), and PFI functions as a serial data (SDAT).
- 5. Program the ADSP-BF561 processor's PPI interfaces (configuration registers, DMA, and so on).
- Example programs are included in the EZ-KIT installation directory to demonstrate the capabilities of the video interface.

# **Example Programs**

Example programs are provided with the ADSP-BF561 EZ-KIT Lite to demonstrate various capabilities of the evaluation board. These programs are installed with the EZ-KIT Lite software and can be found in the \...\Blackfin\EZ-KITs\ADSP-BF561\Examples subdirectory of the VisualDSP++ installation directory. Please refer to the readme file provided with each example for more information.

# Flash Programmer Utility

The ADSP-BF561 EZ-KIT Lite evaluation system includes a Flash Programmer utility. The utility allows you to program the flash memory on the EZ-KIT Lite. The Flash Programmer is installed with VisualDSP++. Once the utility is installed, it is accessible from the **Tools** pull-down menu.

The Flash Programmer driver is core-specific (core A) and must be loaded to the core A in order to operate correctly. The Flash Programmer relies on the user to set the correct core focus. To set up the correct core, select the core A in the multiprocessor window before opening the Flash Programmer interface.

For more information on the Flash Programmer utility, refer to the online Help.

# **Background Telemetry Channel**

The ADSP-BF561 USB debug agent supports the Background Telemetry Channel (BTC), which facilitates data exchange between VisualDSP++ and the processor without interrupting processor execution.

The BTC allows to view a variable as it is updated or changed, all while the processor continues to execute. For increased performance of the BTC, including faster reading and writing, please check out our latest line of processor emulators at

www.analog.com/Analog\_Root/productPage/productHome/0,2121,EMULA-TORS,00.html. For more information about the Background Telemetry Channel, see the *VisualDSP++ User's Guide* or online Help.

# VisualDSP++ Interface

This section provides information on the following parts of the VisualDSP++ graphical user interface:

- "Target Options" on page 1-14
- "Restricted Software Breakpoints" on page 1-17

# **Target Options**

Choosing Target Options from the Settings menu opens the Target Options dialog box (Figure 1-3). Use target options to control certain aspects of the processor on the ADSP-BF561 EZ-KIT Lite evaluation system.




Figure 1-3. Target Options Dialog Box

#### **Reset Options**

Reset options control how the processor behaves when a reset occurs. The reset options are described in Table 1-4.

Table 1-4. Reset Options

| Option       | Description  |
|--------------|--|
| Core reset   | Resets the core when the debugger executes a reset. Note that a core reset of either core effects both cores as does a system reset. |
| System reset | Resets the peripherals when the debugger executes a reset.   |

#### On Emulator Exit

This target option controls processor behavior when VisualDSP++ relinquishes processor control (for example, when exiting VisualDSP++). The option is described in Table 1-5.

Table 1-5. On Emulator Exit Target Options

| Option           | Description   |
|------------------|---|
| On Emulator Exit | Determines the state the processor is left in when the board relinquishes control of the processor:  Reset DSP and Run causes the processor to reset and begin execution from its reset vector location.  Run from current PC causes the processor to begin running from its current location.  Stall the DSP resets the processor and then writes a JUMP 0 to the first location in internal memory so the processor is stuck in a tight loop after exiting. |

#### **XML File**

These read-only fields show the version information for the processor-specific XML file, in the \...\SYSTEM\ADSP-BF561.xml subdirectory of the VisualDSP++ installation directory, as well as the parser program (Table 1-6).

Table 1-6. XML File Information

| Option             | Description  |  |
|--------------------|--|--|
| XML File Version   | The version of the processor's XML file.             |  |
| XML Parser Version | The version of the program that parses the XML file. |  |

#### **Other Options**

Table 1-7 describes other available target options.

#### VisualDSP++ Interface

Table 1-7. Miscellaneous Target Options

| Option  | Description   |
|---|---|
| Verify all writes to target<br>memory         | Validates all memory writes to the processor. After each write, a read is performed and the values are checked for a matching condition. Enable this option during initial program development to locate and fix initial build problems (such as attempting to load data into non-existent memory).  Clear this option to increase performance while loading executable files, since VisualDSP++ does not perform the extra reads that are required to verify each write. |
| Reset cycle counters on run                   | Resets the cycle count registers to zero before a <b>Run</b> command is issued. Select this option to count the number of cycles executed between breakpoints in a program.   |
| Use opcode scan method                        | Enables the debugger to use a highly optimized JTAG scan method. This provides extremely fast communication between the EZ-KIT Lite and the processor. In certain circumstances, this causes JTAG scan failures. Typically, JTAG scan failures occur when using this method combined with debugging situations that hold off or stall the core (such as debugging, loading, or viewing external memory). Clearing this option uses a less optimized JTAG scan method.     |
| Use XML reset values                          | Uses a section in the processor-specific .XML file located in the installation's system folder. The file defines registers that are reset to certain values; the values are read at startup and subsequently used to set the registers when a reset is performed through VisualDSP++. Applies to both processors.   |
| Mask interrupts during step                   | Disables interrupts while single stepping through code. Applies to both processors.   |
| Disable breakpoints in shared memory messages | Suppress a warning message caused by setting a breakpoint in shared memory. Applies to both processors.   |

#### **Restricted Software Breakpoints**

The EZ-KIT Lite development system restricts breakpoint placement when certain conditions are met. That is, under some conditions, breakpoints cannot be placed effectively. Such conditions depend on bus architecture, pipeline depth, and ordering of the EZ-KIT Lite and its target processor.



# 2 EZ-KIT LITE HARDWARE REFERENCE

This chapter describes the hardware design of the ADSP-BF561 EZ-KIT Lite board. The following topics are covered.

- "System Architecture" on page 2-2
   Describes the configuration of the ADSP-BF561EZ-KIT Lite and explains how the board components interface with the processor.
- "Jumper and DIP Switch Settings" on page 2-10
   Shows the location and describes the function of the configuration jumpers and switches.
- "LEDs and Push Buttons" on page 2-14
   Shows the location and describes the function of the LEDs and push buttons.
- "Connectors" on page 2-17
  Shows the location and gives the part number for all of the connectors on the board. Also, the manufacturer and part number information is given for the mating parts.

# **System Architecture**

This section describes the processor's configuration on the EZ-KIT Lite board.




Figure 2-1. System Architecture

The EZ-KIT Lite has been designed to demonstrate the capabilities of the ADSP-BF561 Blackfin processor. The processor has IO voltage of 3.3V. The core voltage and the core clock rate can be set on the fly by the processor. The input clock is 30 MHz.

#### External Bus Interface Unit

The External Bus Interface Unit (EBIU) connects an external memory to the ADSP-BF561 processor. It includes a 32-bit wide data bus, an address bus (A25-A2), and a control bus. All 8-bit, 16-bit, and 32-bit accesses are supported. On the EZ-KIT Lite board, the EBI unit is connected to SDRAM and flash memory. For more information on using the external memory see "External Memory" on page 1-6.

All of the address, data, and control signals are available externally via the extender connectors (J3-J1). The pinout of these connectors can be found in Appendix B, "Schematics" on page B-1.

#### **SPORTO Audio Interface**

The SPORTO interface connects to the AD1836A audio codec, the SPORT connector (P3), and the expansion interface. The AD1836A codec uses both the primary and secondary data transmit and receive pins to input and output data from the audio input and outputs.

The pinout of the SPORT connector and the expansion interface connectors can be found in Appendix B, "Schematics" on page B-1.

#### **SPI Interface**

The processor's Serial Peripheral Interconnect (SPI) interface connects to the AD1836A audio codec and the expansion interface. The SPI connection to the AD1836A is used to access the control registers of the device. The PF4 flag of the processor acts as the devices select for the SPI port.

The SPI signals are available on the expansion interface. The pinout for the expansion interface can be found in Appendix B, "Schematics" on page B-1.

# **Programmable Flags**

The processor has 48 programmable flag pins (PFs). Many of the flags have a multiple functionality, depending on the processor's setup. Table 2-1 shows how the programmable flag pins are used on the EZ-KIT Lite.

Table 2-1. Programmable Flag Connections

| Processor<br>PF Pin | Processor Function    | EZ-KIT Function  |  |
|---------------------|-----------------------|--|--|
| PF0                 | SPI Select S, Timer 0 | Serial clock for programming ADV7179 video encoder and ADV7183A video decoder.   |  |
| PF1                 | SPI Select 1, Timer 1 | Serial data for programming ADV7179 video encoder and ADV7183A video decoder.  |  |
| PF2                 | SPI Select 2, Timer 2 | ADV7183A video decoder's ~0E.  |  |
| PF3                 | SPI Select 3, Timer 3 | ADV7183A Field pin. See "Video Configuration Switch (SW2)" on page 2-10.   |  |
| PF4                 | SPI Select 4, Timer 4 | AD1836A audio codec's SPI Select.  |  |
| PF5                 | SPI Select 5, Timer 5 | Push Button (SW6). See "LEDs and Push Buttons" on page 1-9 and "Push Button Enable Switch (SW4)" on page 2-12 for information on how to disable the push button. |  |
| PF6                 | SPI Select 6, Timer 6 | Push Button (SW7). See "LEDs and Push Buttons" on page 1-9 and "Push Button Enable Switch (SW4)" on page 2-12 for information on how to disable the push button. |  |
| PF7                 | SPI Select 7, Timer 7 | Push Button (SW8). See "LEDs and Push Buttons" on page 1-9 and "Push Button Enable Switch (SW4)" on page 2-12 for information on how to disable the push button. |  |
| PF8                 |                       | Push Button (SW9). See "LEDs and Push Buttons" on page 1-9 and "Push Button Enable Switch (SW4)" on page 2-12 for information on how to disable the push button. |  |

#### **EZ-KIT Lite Hardware Reference**

Table 2-1. Programmable Flag Connections (Cont'd)

| Processor<br>PF Pin | Processor Function | EZ-KIT Function                 |  |
|---------------------|--------------------|---------------------------------|--|
| PF9-PF12            |                    | Not used                        |  |
| PF13                |                    | ADV7183A video decoder's reset  |  |
| PF14                |                    | ADV7179 video encoder's reset   |  |
| PF15                |                    | AD1836 codec's reset            |  |
| PF16                |                    | Sport 0 Transmit Frame Sync     |  |
| PF17                |                    | Sport 0 Transmit Data Secondary |  |
| PF18                |                    | Sport 0 Transmit Data Primary   |  |
| PF19                |                    | Sport 0 Receive Frame Sync      |  |
| PF20                |                    | Sport 0 Receive Data Secondary  |  |
| PF21                |                    | Sport 1 Transmit Frame          |  |
| PF22                |                    | Sport 1 Transmit Data Secondary |  |
| PF23                |                    | Sport 1 Transmit Data Primary   |  |
| PF24                |                    | Sport 1 Receive Frame Sync      |  |
| PF25                |                    | Sport 1 Receive Data Secondary  |  |
| PF26                |                    | UART Transmit                   |  |
| PF27                |                    | UART Receive                    |  |
| PF28                |                    | Sport 0 Receive Serial Clock    |  |
| PF29                |                    | Sport 0 Transmit Serial Clock   |  |
| PF30                |                    | Sport 1 Receive Serial Clock    |  |
| PF31                |                    | Sport 1 Transmit Serial Clock   |  |
| PF39-32             | PPI1 data 15-8     | LED20-13                        |  |
| PF47-40             | PPIO data 15-8     | LED12-5                         |  |

#### **PPI Interfaces**

The ADSP-BF561 processor employs two independent Parallel Peripheral Interfaces (PPIs), PPI0 and PPI1. Each PPI interface is a half-duplex, bi-directional bus consisting of 16 bits of data, a dedicated input clock, and synchronization signals. The ADSP-BF561 EZ-KIT Lite board utilizes the PPI interfaces for video input and video output.

The PPI0 interface is configured to input video data from the ADV7183A video decoder device: bits 7-0 connect to the video decoder's data outputs. The PPI1 interface is configured to output video data to the ADV7179 video encoder device: bits 7-0 connect to the video encoder's data inputs.

Each PPI interface has a dedicated clock input configured independently by the SW5 switch. The clock source can be one of the following: 27 MHz crystal oscillator, ADV7183A video decoder's clock output, or external clock from the expansion interface. See "PPI Clock Select Switch (SW5)" on page 2-13 for more information about the switch.

The SW2 switch allows flexible connectivity between dedicated synchronization IOs (SYNC1 and SYNC2 of each PPI interface) and the encoder's and decoder's horizontal and vertical synchronization pins. See "Video Configuration Switch (SW2)" on page 2-10 for more information about the switch. For a detailed description of the ADSP-BF561 processor's PPI interfaces, refer to the ADSP-BF561 Blackfin Processor Hardware Reference.

Table 2-2 describes the PPI pins and their use on the EZ-KIT Lite board.

| Lab | ıle. | 2. | -2. | 믿 | , | Connection | S |
|-----|------|----|-----|---|---|------------|---|

| Processor PPI<br>Pin | Other PRocessor<br>Function | EZ-KIT Function   |  |
|----------------------|-----------------------------|---|--|
| PPIO bits 7-0        |                             | ADV7183A data outputs P15-8   |  |
| PPI1 bits 7-0        |                             | ADV7179 data inputs P7-0  |  |
| PPIO SYNC1           | Timer 8                     | ADV7179 HSYNC. For more information, see "Video Configuration Switch (SW2)" on page 2-10. |  |

Table 2-2. PPI Connections (Cont'd)

| Processor PPI<br>Pin | Other PRocessor<br>Function | EZ-KIT Function   |  |
|----------------------|-----------------------------|---|--|
| PPIO SYNC2           | Timer 9                     | ADV7179 VSYNC. For more information, see "Video Configuration Switch (SW2)" on page 2-10.   |  |
| PPI0 Clock           |                             | A choice of ADV7183A output clock, a local 27 MHz oscillator, or an external clock from ADSP-BF533/BF561 EZ-KIT Extender 1 board. |  |
| PPI1 SYNC1           | Timer 10                    | ADV7183A HSYNC. For more information, see "Video Configuration Switch (SW2)" on page 2-10.  |  |
| PPI1 SYNC2           | Timer 11                    | ADV7183A VSYNC. For more information, see "Video Configuration Switch (SW2)" on page 2-10.  |  |
| PPI1 Clock           |                             | A choice of ADV7183A output clock, a local 27 MHz oscillator, or an external clock from ADSP-BF53x/BF561 EZ-Extender 1.           |  |

#### Video Output (PPI1)

The PPI1 interface is configured as output and connects to the on-board video encoder device, ADV7179. The ADV7179 encoder generates three analog video channels on DAC A, DAC B, and DAC C. The PPI1 bits 7-0 connect to P7-0 of the encoder's pixel inputs. The encoder's input clock is fixed and comes from an on-board 27 MHz oscillator.

The encoder's synchronization signals, HSYNC and VSYNC, can be configured as inputs or outputs. Video Blanking control signal is at level "1". The HSYNC and VSYNC signals can connect to the ADSP-BF561 processor's PPI1 interface SYNC1 and SYNC2 via the SW2 switch, as described in "Video Configuration Switch (SW2)" on page 2-10.

#### **System Architecture**

#### Video Input (PPIO)

The PPI0 interface is configured as input and connect to the on-board video decoder device, ADV7183A. The ADV7183A decoder receives three analog video channels on AIN1, AIN4, and AIN5 input. The decoder's pixel data outputs P15-8 drive the PPI0 inputs 8-0. The decoder's 27 MHz pixel clock output can be selected to drive any of the PPI clocks, as shown in Table 2-7 on page 2-13.

Synchronization outputs of the decoder, HS/HACTIVE, VS/VACTIVE, and FIELD can connect to the processor's PPI1 SYNC1, SYNC2, and PF3 flag via the SW2 DIP switch, as described in "Video Configuration Switch (SW2)" on page 2-10.

#### **UART Port**

The processor's Universal Asynchronous Receiver/Transmitter (UART) port connects to the ADM3202 RS232 line driver as well as to the expansion interface. The RS232 line driver is attached to the DB9 male connector, allowing you to interface with a PC or other serial device.

## **Expansion Interface**

The expansion interface consists of the three 90-pin connectors, J3-1. Table 2-3 shows the interfaces each connector provides. For the exact pinout of these connectors, refer to Appendix B, "Schematics" on page B-1. The mechanical dimensions of the connectors can be obtained from Technical or Customer Support.

Table 2-3. Connector Interfaces

| Connector | Interfaces  |
|-----------|---|
| J1        | 5V, G ND, Address, Data, PPI0 3-0, PF15-6, PF4                                  |
| J2        | 3.3V, GND, SPI, NMI, PPIO SYNC3-1, SPORTO, SPORT1, PF15-0, EBUI control signals |
| J3        | 5V, 3.3V, GND, UART, PPI1 15-0, Reset, Video control signals                    |

Limits to the current and to the interface speed must be taken into consideration when you use the expansion interface. The maximum current limit is dependent on the capabilities of the used regulator. Additional circuitry can also add extra loading to signals, decreasing their maximum effective speed.



Analog Devices does not support and is not responsible for the effects of additional circuitry.

#### **JTAG Emulation Port**

The JTAG emulation port allows an emulator to access the processor's internal and external memory through a 6-pin interface. The JTAG emulation port of the processor also connects to the USB debugging interface. When an emulator connects to the board at P4, the USB debugging interface is disabled. See "JTAG (P4)" on page 2-20 for more information about the JTAG connector.

To learn more about available emulators, contact Analog Devices (see "Product Information").

# **Jumper and DIP Switch Settings**

This section describes the operation of the jumpers and DIP switches. The jumper and DIP switch locations are shown in Figure 2-2.




Figure 2-2. DIP Switch Locations

# Video Configuration Switch (SW2)

The video configuration switch (SW2) controls how some video signals from the ADV7183A video decoder and ADV7179 video encoder are routed to the processor's PPIs. The switch also determines if the PF2 pin controls the ~0E signal of the ADV7183A video decoder outputs. Table 2-4 shows which processor's signals are connected to the encoder and decoder when in the "ON" position.

Table 2-4. Video Configuration Switch (SW2)

| Switch Position (Default) | Processor Signal | Video Signal |
|---------------------------|------------------|--------------|
| 1 (OFF)                   | PPI1 SYNC1       | ADV7179      |
| 2 (OFF)                   | PPIO SYNC1       | ADV7183A     |
| 3 (OFF)                   | PPI1 SYNC2       | ADV7183A     |
| 4 (OFF)                   | PPI1 SYNC2       | ADV7179      |
| 5 (OFF)                   | PF3 (FIELD)      | ADV7183A     |
| 6 (ON)                    | PF2              | ADV7183A     |

Positions 1 thorough 5 of SW2 determine how and if the SYNC1, SYNC2, and FIELD control signals of the PPI0 and PPI1 interfaces are routed to the processor's PPIs. In standard configuration of the encoder and decoder, this is not necessary because the processor is capable of reading the embedded control information, which is in the data stream.

Position 6 of SW2 determines whether PF2 connects to the ~0E signal of the ADV7183A. When the switch is "0FF", PF2 can be used for other operations, and the decoder output enable is held "HIGH" with a pull-up resistor.

## **Boot Mode Switch (SW3)**

The SW3 switch positions 1 and 2 set the ADSP-BF561 processor's boot mode as described in Table 2-5. Position 3 sets the processor's PLL on boot. When SW3 position 3 is "ON", the PLL is in bypass.

Table 2-5. Boot Mode Select Switch (SW3)

| Position 1 BMODE0 | Position 2 BMODE1 | Boot Mode    |
|-------------------|-------------------|--------------|
| ON                | ON                | Reserved     |
| ON                | OFF               | Flash memory |

#### **Jumper and DIP Switch Settings**

Table 2-5. Boot Mode Select Switch (SW3) (Cont'd)

| Position 1 BMODE0 | Position 2 BMODE1 | Boot Mode       |
|-------------------|-------------------|-----------------|
| OFF               | ON                | 8-bit SPI PROM  |
| OFF               | OFF               | 16-bit SPI PROM |

# Push Button Enable Switch (SW4)

The push button enable switch (SW4) positions 1 through 4 allow to disconnect the drivers associated with the push buttons from the PF pins of the processor. Positions 5 and 6 connect the transmit and receive frame syncs and clocks of SPORTO. This is important when the AD1836A video decoder and the processor are communicating in Two-Wire Interface (TWI) mode. Table 2-6 shows which PF is driven when the switch is in the "ON" position.

Table 2-6. Push Button Enable Switch (SW4)

| Switch Position | Default Setting | Pin # | Signal (Side 1) | Pin # | Signal (Side 2) |
|-----------------|-----------------|-------|-----------------|-------|-----------------|
| 1               | ON              | 1     | SW6             | 12    | PF5             |
| 2               | ON              | 2     | SW7             | 11    | PF6             |
| 3               | ON              | 3     | SW8             | 10    | PF7             |
| 4               | ON              | 4     | SW9             | 9     | PF8             |
| 5               | OFF             | 5     | TFS0            | 8     | RFS0            |
| 6               | OFF             | 6     | RSCLK0          | 7     | TSCLKO          |

## PPI Clock Select Switch (SW5)

The SW5 switch controls a clock selection of PPI interfaces, as described in Table 2-7 and Table 2-8.

Table 2-7. PPICLK1 Clock Source Setup

| SW5 Position 1<br>PPI0_CKSEL0 | SW5 Position 2<br>PPI0_CKSEL1 | PPICLK1 Source              |
|-------------------------------|-------------------------------|-----------------------------|
| ON                            | ON                            | 27 MHz Oscillator (default) |
| OFF                           | ON                            | ADV7183 Clock Out           |
| Х                             | OFF                           | Expansion Interface         |

Table 2-8. PPICLK2 Clock Source Setup

| SW5 Position 3<br>PPI1_CKSEL0 | SW5 Position 4<br>PPI1_CKSEL1 | PPICLK2 Source              |
|-------------------------------|-------------------------------|-----------------------------|
| ON                            | ON                            | 27 MHz Oscillator (default) |
| OFF                           | ON                            | ADV7183 Clock Out           |
| X                             | OFF                           | Expansion Interface         |

# Test DIP Switches (SW10 and SW11)

Two DIP switches (SW10 and SW11) are located on the bottom of the board. The switches are used only for testing and should be in the "OFF" position.

#### LEDs and Push Buttons

This section describes the functionality of the LEDs and push buttons. Figure 2-3 shows the locations of the LEDs and push buttons on the board.




Figure 2-3. LED and Push Button Locations

# Reset Push Button (SW1)

The RESET push button resets all of the ICs on the board. One exception is the USB interface chip (U34). The chip is not being reset when the push button is pressed after the USB cable has been plugged in and communication with the PC has been initialized correctly. Once communication is initialized, the only way to reset the USB is by powering down the board.

## Programmable Flag Push Buttons (SW9-6)

Four push buttons, SW9-6, are provided for general-purpose user input. The buttons connect to the processor's programmable flag pins PF8-5. The push buttons are active "HIGH" and, when pressed, send a High (1) to the processor. Refer to "LEDs and Push Buttons" on page 1-9 for more information on how to use the PFs when programming the processor. The push button enable switch (SW4) is capable of disconnecting the push buttons from the PF (refer to "Push Button Enable Switch (SW4)" on page 2-12). The programmable flag signals and their corresponding switches are shown in Table 2-9.

Table 2-9. Programmable Flag Switches

| Processor Programmable Flag Pin | Push Button Reference Designator |
|---------------------------------|----------------------------------|
| PF5                             | SW6                              |
| PF6                             | SW7                              |
| PF7                             | SW8                              |
| PF8                             | SW9                              |

## Power LED (J7)

When J7 is lit (green), it indicates that power is being properly supplied to the board.

## Reset LEDs (LED2 and LED3)

When LED2 is lit, it indicates that the master reset of all the major ICs is active. When LED3 is lit, the USB interface chip (U34) is being reset. The USB chips only reset on power-up, or if USB communication has not been initialized.

#### **USB Monitor LED (LED4)**

The USB monitor LED (LED4) indicates that USB communication has been initialized successfully and you may connect to the processor using a VisualDSP++ EZ-KIT Lite session. This should take approximately 15 seconds. If the LED does not light, try cycling power on the board and/or reinstalling the USB driver.



When VisualDSP++ is actively communicating with the EZ-KIT Lite target board, the LED can flicker, indicating communications handshake.

# User LEDs (LED12-5, LED20-13)

Sixteen LEDs are connected to the ADSP-BF561 processor's programmable flags. Eight LEDs labeled LED5 through LED12 are controlled by programmable flags PF40 through PF47 (equivalent to PP10 D15-8). Eight LEDs labeled LED13 through LED20 are controlled by programmable flags PF32 through PF39 (equivalent to PP11 D15-8). To learn how to use the flash memory when programming the LEDs, refer to "LEDs and Push Buttons" on page 1-9.

Table 2-10. User LEDs

| LED Reference Designator | Flash Port Name | LED Reference Designator | Flash Port Name |
|--------------------------|-----------------|--------------------------|-----------------|
| LED5                     | PB40            | LED13                    | PB32            |
| LED6                     | PB41            | LED14                    | PB33            |
| LED7                     | PB42            | LED15                    | PB34            |
| LED8                     | PB43            | LED16                    | PB35            |
| LED9                     | PB44            | LED17                    | PB36            |
| LED10                    | PB45            | LED18                    | PB37            |
| LED11                    | PB46            | LED19                    | PB38            |
| LED12                    | PB47            | LED20                    | PB39            |

## Connectors

This section describes the connector functionality and provides information about mating connectors. The locations of the connectors are shown in Figure 2-4.




Figure 2-4. Connector Locations

# Expansion Interface (J3–1)

Three board-to-board connector footprints provide signals for most of the processor's peripheral interfaces. The connectors are located at the bottom of the board. For more information about the expansion interface, see on page 2-8. For the availability and pricing of the J1, J2, and J3 connectors, contact Samtec.

#### **Connectors**

| Part Description                             | Manufacturer     | Part Number       |
|--|------------------|-------------------|
| 90 Position 0.05" Spacing, SMT (J1, J2, J3)  | Samtec           | SFC-145-T2-F-D-A  |
|  | Mating Connector |                   |
| 90 Position 0.05" Spacing<br>(Through Hole)  | Samtec           | TFM-145-x1 Series |
| 90 Position 0.05" Spacing<br>(Surface Mount) | Samtec           | TFM-145-x2 Series |
| 90 Position 0.05" Spacing<br>(Low Cost)      | Samtec           | TFC-145 Series    |

# Audio (J4 and J5)

| Part Description                   | Manufacturer  | Part Number |  |  |
|------------------------------------|---------------|-------------|--|--|
| 2x2 RCA Jacks (J4)                 | SWITCHCRAFT   | PJRAS2X2S01 |  |  |
| 3x2 RCA Jacks (J5)                 | SWITCHCRAFT   | PJRAS3X2S01 |  |  |
| Mating Connector                   |               |             |  |  |
| Two channel RCA interconnect cable | Monster Cable | BI100-1M    |  |  |

# Video (J6)

| Part Description   | Manufacturer | Part Number |
|--------------------|--------------|-------------|
| 3x2 RCA Jacks (J6) | SWITCHCRAFT  | PJRAS3X2S01 |

# Power (J7)

The power connector provides all of the power necessary to operate the EZ-KIT Lite board. The power connector supplies DC power to the board. The following table shows the power connector pinout.

| Part Description       | Manufacturer                | Part Number    |
|------------------------|-----------------------------|----------------|
| 2.5 mm Power Jack (J7) | SWITCHCRAFT                 | RAPC712        |
|                        | Digi-Key                    | SC1152-ND      |
| Mating Power           | Supply (shipped with EZ-KIT | Lite)          |
| 7.5V Power Supply      | GlobTek                     | TR9CC2000LCP-Y |

The power connector supplies DC power to the EZ-KIT Lite board. Table 2-11 shows the power supply specifications.

Table 2-11. Power Supply Specification

| Terminal   | Connection     |  |
|------------|----------------|--|
| Center pin | +7.5 VDC@3Amps |  |
| Outer Ring | GND            |  |

## **USB (J8)**

The USB connector is a standard Type B USB receptacle.

| Part Description              | Manufacturer | Part Number       |  |  |
|-------------------------------|--------------|-------------------|--|--|
| Type B USB receptacle (J8)    | Mill-Max     | 897-30-004-90-000 |  |  |
|                               | Digi-Key     | ED90003-ND        |  |  |
| Mating Assembly               |              |                   |  |  |
| USB cable (provided with kit) | Assmann      | AK672-5           |  |  |
|                               | Digi-Key     | AK672-5ND         |  |  |

#### RS232 (P2)

The RS232-compatible connector is described in Table 2-12.

Table 2-12. RS232 Connector

| Part Description            | Manufacturer | Part Number |  |  |
|-----------------------------|--------------|-------------|--|--|
| DB9, Male, Right Angle (P2) | Digi-Key     | A2096-ND    |  |  |
| Mating Assembly             |              |             |  |  |
| 2m Female to Female cable   | Digi-Key     | AE1016-ND   |  |  |

# SPORTO (P3)

The SPORTO connector is linked to a 20-pin connector. The connector's pinout can be found in "Schematics" on page B-1. For pricing and availability of the connectors, contact AMP.

| Part Description                                   | Manufacturer      | Part Number |
|--|-------------------|-------------|
| 20-position AMPMODU system 50 receptacle (P3)      | AMP               | 104069-1    |
|  | Mating Connectors |             |
| 20-position ribbon cable connector                 | AMP               | 111196-4    |
| 20-position AMPMODU system 20 connector            | AMP               | 2-487937-0  |
| 20-position AMPMODU system 20 connector (w/o lock) | AMP               | 2-487938-0  |
| Flexible film contacts (20 per connector)          | AMP               | 487547-1    |

# JTAG (P4)

The JTAG header is the connecting point for a JTAG in-circuit emulator

#### **EZ-KIT Lite Hardware Reference**

pod. When an emulator is connected to the JTAG header, the USB debug interface is disabled.



Pin 3 is missing to provide keying. Pin 3 in the mating connector should have a plug.



When using an emulator with the EZ-KIT Lite board, follow the connection instructions provided with the emulator.

# **Connectors**

# A BILL OF MATERIALS

The bill of materials corresponds to the board schematics on page B-1. Please check the latest schematics on the Analog Devices website,

http://www.analog.com/Processors/Processors/DevelopmentTools/technicalLibrary/manuals/DevToolsIndex.html #Evaluation%20Kit%20Manuals.

| Ref.# | Description  | Reference Designator | Manufacturer      | Part Number       |
|-------|--|----------------------|-------------------|-------------------|
| 1     | 10MHZ SMT OSC003 3V                                | U35                  | RALTRON           | C04310-10.00      |
| 2     | 74LVC14A SOIC14<br>HEX-INVER-SCHMITT-TRIGGER       | U47                  | П                 | 74LVC14AD         |
| 3     | IDT74FCT3244APY SSOP20<br>3.3V-OCTAL-BUFFER        | U13,U30              | IDT               | IDT74FCT3244APY   |
| 4     | CY7C64603-128 PQFP128<br>USB-TX/RX MICROCONTROLLER | U45                  | CYPRESS           | CY7C64603-128NC   |
| 5     | MMBT4401 SOT-23<br>NPN TRANSISTOR 200MA            | QI                   | FAIRCHILD         | MMBT4401          |
| 9     | ADP3331ART SOT23-6<br>ADJ 200MA REGULATOR          | VR7                  | ANALOG<br>DEVICES | ADP3331ART        |
|       | CY7C1019BV33-15VC SOJ32 128K U38<br>X 8 SRAM       | U38                  | CYPRESS           | CY7C1019BV33-12VC |
| 8     | 12.0MHZ THR OSC006<br>CRYSTAL                      | Y1                   | DIG01             | 300-6027-ND       |
| 6     | DSM2150F5V TQFP80<br>FLASH-ICP                     | U44                  | ST MICRO          | DSM2150F5V        |
| 10    | SN74AHC1G00 SOT23-5<br>SINGLE-2-INPUT-NAND         | U28,U34,U39,U42      | TI                | SN74AHC1G00DBVR   |

| ;<br>; |  | , .                  |                             | -                  |
|--------|--|----------------------|-----------------------------|--------------------|
| Ket.#  | Description                                    | Keterence Designator | Manutacturer                | Fart Number        |
| 11     | 12.288MHZ SMT OSC003<br>TS201/21262            | 016                  | DIG01                       | SG-8002CA-PCC-ND   |
| 12     | LT1765 SO-8<br>ADJUSTABLE-3A-SWITCH-REG        | VR5                  | LINEAR TECH                 | LT1765ES8          |
| 13     | GS74116 TSOP44<br>256Kx16 SRAM                 | U40,U43              | GSI TECHNOL-<br>OGY         | GS74116ATP-10      |
| 14     | NDS8434A SO-P-MOSFET                           | U29                  | FAIRCHILD SEMI NDS8434A     | NDS8434A           |
| 15     | MT48LC16M16A2TG-75 TSOP54<br>256MB-SDRAM       | U32-33               | MICRON                      | MT48LC16M16A2TG-75 |
| 16     | 27MHZ SMT OSC003                               | U17                  | EPSON                       | SG-8002CA MP       |
| 17     | XC2S150E FT256<br>XILINX-SPARTANIIE-FPGA       | U41                  | XIIINX                      | XC2S150E-7FT256C   |
| 18     | IDT2305-1DC SOIC8<br>1 TO 5 ZERO DELAY CLK BUF | U19-20               | INTEGRATED SYS ICS9112AM-16 | ICS9112AM-16       |
| 19     | SN74LVC1G32 SOT23-5<br>SINGLE-2 INPUT OR GATE  | U10                  | П                           | SN74LVC1G32DBVR    |
| 20     | M29W64OD TSOP48<br>64Mbit 8/16-bit flash mem   | U27                  | ST MICRO                    | M29W640DT 90N1     |
| 21     | 30.0000MHZ SMT OSC003<br>OSCILLATOR            | U14                  | EPSON                       | SG-8002CA30.000M   |

| Ref.# | Description                                    | Reference Designator | Manufacturer      | Part Number        |
|-------|--|----------------------|-------------------|--------------------|
| 22    | BF561 24LC32 "U31"<br>SEE 1000220              | U31                  | MICROCHIP         | 24LC32A-I/SN "U31" |
| 23    | 1000pF 50V 5% 1206 CERM                        | C153,C160            | AVX               | 12065A102JAT2A     |
| 24    | 2200pF 50V 5% 1206 NPO                         | C46,C76-81           | AVX               | 12065A222JAT050    |
| 25    | ADM708SAR SOIC8<br>Voltage-Supervisor          | U46                  | ANALOG<br>DEVICES | ADM708SAR          |
| 26    | ADP3338AKC-33 SOT-223<br>3.3V-1.0AMP REGULATOR | VR3                  | ANALOG<br>DEVICES | ADP3338AKC-3.3     |
| 27    | ADP3339AKC-5 SOT-223<br>5V-1.5A REGULATOR      | VRJ                  | ANALOG<br>DEVICES | ADP3339AKC-5-REEL  |
| 28    | ADP3339AKC-33 SOT-223<br>3.3V 1.5A REGULATOR   | VR6                  | ANALOG<br>DEVICES | ADP3339AKC-3.3-RL  |
| 29    | ADP3336ARM MSOP8<br>ADJ 500MA REGULATOR        | VR2,VR4              | ANALOG<br>DEVICES | ADP3336ARM-REEL    |
| 30    | 10MA AD1580BRT SOT23D<br>1.2V-SHUNT-REF        | D1                   | ANALOG<br>DEVICES | AD1580BRT          |
| 31    | ADG752BRT SOT23-6<br>CMOS-SPDT-SWITCH          | U22-23,U25-26        | ANALOG<br>DEVICES | ADG752BRT          |
| 32    | AD8061ART SOT23-5<br>300MHZ-AMP                | U1-3                 | ANALOG<br>DEVICES | AD8061ART-REEL     |

| Ref.# | Description  | Reference Designator  | Manufacturer      | Part Number          |
|-------|--|-----------------------|-------------------|----------------------|
| 33    | ADM3202ARN SOIC16<br>RS232-TXRX                    | U21                   | ANALOG<br>DEVICES | ADM3202ARN           |
| 34    | AD8606AR SOIC8 OPAMP                               | U5-7,U9,U11-12,U1,U24 | ANALOG<br>DEVICES | AD8606AR             |
| 35    | AD1836AAS MQFP52<br>MULTI-CHAN-<br>NEL-96KHZ-CODEC | U15                   | ANALOG<br>DEVICES | AD1836AAS            |
| 36    | ADSP-BF561SKBC-600 256<br>DUEL BLACKFIN DSP        | U48                   | ANALOG<br>DEVICES | ADSP-BF561SKBC-600   |
| 37    | ADV7179 LFCSP40<br>VIDEO ENCODER                   | 80                    | ANALOG<br>DEVICES | ADV7179KCP           |
| 38    | ADV7183AKST LQFP80                                 | U4                    | ANALOG<br>DEVICES | ADV7183AKST          |
| 39    | RUBBER FEET BLACK                                  | MH1-5                 | MOUSER            | 517-SJ-5018BK        |
| 40    | PWR2.5MM_JACKCON005RA                              | ]7                    | SWITCHCRAFT       | SC1152-ND12          |
| 41    | USB 4PIN CON009 USB                                | J8                    | MILL-MAX          | 897-30-004-90-000000 |
| 42    | RCA 2X2 CON013                                     | ]4                    | SWITCHCRAFT       | PJRAS2X2S01          |
| 43    | .05 10X2 CON014 RA                                 | P3                    | AMP               | 104069-1             |
| 44    | SPST-MOMENTARYSWT0136MM                            | SW1,SW6-9             | PANASONIC         | EVQ-PAD04M           |

| Ref.# | Description                    | Reference Designator   | Manufacturer | Part Number      |
|-------|--------------------------------|--|--------------|------------------|
| 45    | DIP12 SWT014                   | )7   | DIGI-KEY     | CKN3063-ND       |
| 46    | 0.05 45X2 CON019<br>SMT SOCKET | 11-3   | SAMTEC       | SFC-145-T2-F-D-A |
| 47    | DIP6 SWT017                    | SW2,SW4,SW10   | DIG01        | CKN1364-ND       |
| 48    | RCA 3X2 CON024 RA              | 9-5[   | SWITCHCRAFT  | PJRAS3X2S01      |
| 49    | DIP4 SWT018<br>4PIN-SMT-SWT    | SW3,SW5,SW11   | DIG01        | CKN1363-ND       |
| 50    | 0.00 1/8W 5% 1206              | R43-44, R55, R71-73, R80,<br>R90, R133,R159, R163,<br>R223-225, R228, R247 | YAGEO        | 0.0ECT-ND        |
| 51    | AMBER-SMT LED001<br>GULL-WING  | LED4-20  | Panasonic    | LN1461C-TR       |
| 52    | 330pF 50V 5% 805 NPO           | C82,C84,C86,C92-100  | AVX          | 08055A331JAT     |

| Ref.# | Description                | Reference Designator   | Manufacturer | Part Number     |
|-------|----------------------------|--|--------------|-----------------|
| 53    | 0.01uF 100V 10% 805 CERM   | C3, C5, C28, C41, C49,<br>C69-70, C74-75,<br>C101,C112-114,C127,C134,<br>C136-138, C140-141, C146,<br>C149-150, C154, C156-157,<br>C165-166, C168, C173-174,<br>C176, C180-182, C185-188,<br>C190, C200-203, C249, C256  | AVX          | 08051C103KAT2A  |
| 54    | 0.22uF 25V 10% 805<br>CERM | C104, C106-108, C125,<br>C129, C143, C162  | AVX          | 08053C224FAT    |
| 55    | 0.1uF 50V 10% 805<br>CERM  | C1-2, C4, C12, C19-20, C22, AVX C27, C29-30, C35, C37, C48, C51-60, C65-66, C71, C73, C83, C85, C87-91, C102, C109-111, C115, C122-124, C126, C131-132, C135, C139, C145, C147-148, C151-152, C155, C158-159, C164, C167, C171-172, C175, C191, C233, C236, C241 | AVX          | 08055C104KAT    |
| 99    | 0.001uF 50V 5% 805 NPO     | C23,C25,C33,C36,<br>C38-40,C67-68,   | AVX          | 08055A102JAT2A  |
| 57    | 10uF 16V 10% C TANT        | CT17-18,CT20-21, CT23-24 SPRAGUE   | SPRAGUE      | 293D106X9016C2T |

| Ref.# | Description            | Reference Designator  | Manufacturer | Part Number      |
|-------|------------------------|---|--------------|------------------|
| 58    | 10K 100MW 5% 805       | R2, R7, R11-12, R14, R24, R42, R45, R45-47, R52, R57, R78, R85, R91, R96-98, R131, R143, R158, R160-162, R167-170, R174-177, R179, R181-183, R185, R189-190, R196, R198-203, R205-206, R208, R212, R221, R246, R248-251 | AVX          | CR21-103J-T      |
| 59    | 33 100MW 5% 805        | R39,R41,R59-61,<br>R165-166,R172  | AVX          | CR21-330JTR      |
| 09    | 4.7K 100MW 5% 805      | R86   | AVX          | CR21-4701F-T     |
| 61    | 1M 100MW 5% 805        | R76,R209  | AVX          | CR21-1004F-T     |
| 62    | 1.5K 100MW 5% 805      | R1,R94  | AVX          | CR21-1501F-T     |
| 63    | 1.2K 1/8W 5% 1206      | R23   | DALE         | CRCW1206-122JRT1 |
| 64    | 49.9K 1/8W 1% 1206     | R108-113  | AVX          | CR32-4992F-T     |
| 99    | 2.21K 1/8W 1% 1206     | R88-89  | AVX          | CR32-2211F-T     |
| 99    | 100pF 100V 5% 1206 NPO | C6-11,C26,C34, C61-63,C72 AVX   | AVX          | 12061A101JAT2A   |
| 29    | 10uF 16V 10% B TANT    | CT1-4,CT15-16   | AVX          | TAJB106K016R     |
| 89    | 100 100MW 5% 805       | R242-245  | AVX          | CR21-101J-T      |

| Ref.# | Description                               | Reference Designator                                | Manufacturer | Part Number       |
|-------|---|---|--------------|-------------------|
| 69    | 220pf 50V 10% 1206 NPO                    | C13-18  | AVX          | 12061A221JAT2A    |
| 70    | 600 100MHZ 200MA 603<br>0.50 BEAD         | FER18-21  | MURATA       | BLM11A601SPT      |
| 71    | 2A S2A_RECT DO-214AA<br>SILICON RECTIFIER | D2-3,D7   | GENERALSEMI  | S2A               |
| 72    | 600 100MHZ 500MA 1206<br>0.70 BEAD        | FER2-4,FER6-12,FER14-16                             | DIGI-KEY     | 240-1019-1-ND     |
| 73    | 237 1/8W 1% 1206                          | R25-26,R53-54                                       | AVX          | CR32-2370F-T      |
| 74    | 750K 1/8W 1% 1206                         | R132,R156,R164,R173                                 | DALE/VISHAY  | CRCW12067503FRT1  |
| 75    | 5.76K 1/8W 1% 1206                        | R8,R15-16,R40, R49-50,R58,                          | PHYCOMP      | 9C12063A5761FKHFT |
| 92    | 11.0K 1/8W 1% 1206                        | R144-149  | DALE         | CRCW12061102FRT1  |
| 77    | 120PF 50V 5% 1206 NPO                     | C103,C105,C128,<br>C130,C142,C144, C161,C163        | PHILLIPS     | 1206CG121J9B200   |
| 78    | 75 1/8W 5% 1206                           | R4-6,R100-102,R104-105,R1 PHILIPS 07,R114, R134-135 | PHILIPS      | 9C12063A75R0JLHFT |
| 62    | 30PF 100V 5% 1206                         | C221-222  | AVX          | 12061A300JAT2A    |
| 80    | 68UF 6.3V 20% D TANT                      | CT22  | PANASONIC    | ECS-TOJD686R      |
|       |   |   |              |                   |

| Ref.# | Description                  | Reference Designator             | Manufacturer | Part Number        |
|-------|------------------------------|----------------------------------|--------------|--------------------|
| 81    | 340K 1/8W 1% 805             | R211                             | DALE         | CRCW0805-3403FT    |
| 82    | 698K 1/8W 1% 805             | R210                             | DALE         | CRCW0805-6983FT    |
| 83    | 680PF 50V 1% 805 NPO         | C116-121                         | AVX          | 08055A681FAT2A     |
| 84    | 10UF 25V +80-20% 1210<br>Y5V | C31,C47,C50                      | MURATA       | GRM235Y.5V106Z025  |
| 85    | 2.74K 1/8W 1% 1206           | R150-155                         | DALE         | CRCW12062741FRT1   |
| 98    | 5.49K 1/8W 1% 1206           | R17-22,R27,R30-31,<br>R34-35,R38 | PANASONIC    | ERJ-8ENF5491V      |
| 87    | 3.32K 1/8W 1% 1206           | R137-142                         | DALE         | CRCW12063321FRT1   |
| 88    | 1.65K 1/8W 1% 1206           | R28-29,R32-33,R36-37             | PANASONIC    | ERJ-8ENF1651V      |
| 68    | 10UF 16V 20% CAP002<br>ELEC  | CT5-14                           | DIG01        | PCE3062TR-ND       |
| 06    | 2A SL22 DO-214AA<br>SCHOTTKY | 9Q                               | GENERAL SEMI | SL22               |
| 91    | 53.6K 1/10W 1% 805           | R75                              | PHILIPS      | 9C08052A5362FKRT/R |
| 92    | 332K 1/10W 1% 805            | R207                             | PHILIPS      | 9C08052A3323FKRT/R |
| 93    | 10UH 47 +/-20 IND001         | L11                              | DIG01        | 445-1202-2-ND      |


| Ref.# | Description                    | Reference Designator   | Manufacturer | Part Number      |
|-------|--------------------------------|--|--------------|------------------|
| 94    | 10K 31MW 5% RNET8              | RN3  | CTS          | 746X101103J      |
| 95    | 10K 50MW 5% BGA36              | RN2  | CTS          | RT130B7          |
| 96    | 0.00 100MW 5% 805              | R66,R74,R77,R79,R81,R83-8 VISHAY<br>4,R87,R99, R103,R106,R178,<br>R192, R252 | VISHAY       | CRCW0805 0.0 RT1 |
| 26    | 190 100MHZ 5A FER002           | FERS   | MURATA       | DLW5BSN191SQ2    |
| 86    | 3.32K 100MW 1% 805             | R194-195, R227   | DIG01        | P3.32KCCTR-ND    |
| 66    | 22 1/10W 5% 805                | R67-68,R187-188, R204,R226 VISHAY/DALE                                       | VISHAY/DALE  | CRCW0805220JRT1  |
| 100   | 0.68UH 0.72 10% 805            | L1-4,L6,L8   | MURATA       | LQG21NR68K10T1   |
| 101   | 82NF 50V 5% 805 X7R            | C64  | AVX          | 08055C823JAT2A   |
| 102   | 1A ZHCS1000 SOT23D<br>SCHOTTKY | D5   | ZETEX        | ZHCS1000         |
| 103   | 2.2UH 0.63 10% 805             | L5,L7,L9   | MURATA       | LQG21N2R2K10     |
| 104   | 0.47UF 16V 10% 805             | C218,C230  | AVX          | 0805YC474KAT2A   |
| 105   | 1UF 10V 10% 805                | C21,C24,C32,C44-45   | AVX          | 0805ZC105KAT2A   |
| 106   | 10UF 6.3V 10% 805              | C208,C217,C219, C243,C255 AVX  | AVX          | 080560106KAT2A   |


| Ref.# | Description                                 | Reference Designator  | Manufacturer | Part Number       |
|-------|---|---|--------------|-------------------|
| 107   | 4.7UF 6.3V 10% 805                          | C169  | AVX          | 08056D475KAT2A    |
| 108   | 0.1UF 10V 10% 402                           | C192-199,C206,<br>C209-213,C215,<br>C220,C224-226, C234-235,<br>C237-238,C242,<br>C244-245,C248, C250,C253, | AVX          | 0402ZD104KAT2A    |
| 109   | 0.01UF 16V 10% 402                          | C204-205,C207,C214,C216, AVX<br>C223,C227-229,C231-232,C2<br>39-240,<br>C246-247,C251-252,C254,C2<br>57     | AVX          | 0402YC103KAT2A    |
| 110   | 1.5UH45MOHM20%IND0032.8A                    | L10   | TYCO         | DS6630-1R5M       |
| 111   | 100MA CMDSH-3 SOD-323<br>SUPERMINI SCHOTTKY | D4  | CENTRAL SEMI | CMDSH-3           |
| 112   | 0.18uF 25V 10% 805 CERM                     | C170  | AVX          | 08053C184KAT2A    |
| 113   | 100uF 10V 10% C<br>TANT-LOW-ESR             | CT19  | AVX          | TPSC107K010R0075  |
| 114   | 2.2uF 10V 10% 805<br>CERM                   | C43   | AVX          | 0805ZD225KAT2A    |
| 115   | 76.8K 100MW 1% 1206                         | R48   | DALE         | CRCW1206-7682FRT1 |


|     | Description                              | Reference Designator                 | Manufacturer      | Part Number       |
|-----|--|--------------------------------------|-------------------|-------------------|
| 116 | 147K 100MW 1% 1206                       | R56                                  | DALE              | CRCW1206-1473FRT1 |
| 117 | 10 62.5MW/R 5% RA8/38V<br>RESISTOR ARRAY | RN1,RN4-12                           | Panasonic         | EXB-38V100JV      |
| 118 | 17.4K 1/10W 1% 805                       | R180                                 | PANASONIC         | ERJ-6ENF1742V     |
| 119 | ADSP-BF561-EZLITE PCB                    |                                      | ANALOD<br>DEVICES |                   |
| 120 | DB9 9PIN DB9M<br>RIGHT ANGLE MALE        | P2                                   | 3М                | 787203-2          |
| 121 | 1K 1/8W 5% 1206                          | R10,R95,R115-118,R136                | AVX               | CR32-102J-T       |
| 122 | 100K 1/8W 5% 1206                        | R9,R13,R157                          | DALE              | CR1206-1003FRT1   |
| 123 | 22 1/8W 5% 1206                          | R92-93                               | DALE              | CRCW1206220JRT1   |
| 124 | 270 1/8W 5% 1206                         | R120,R193,R197,R213-220,<br>R230-237 | AVX               | CR32-271J-T       |
| 125 | 680 1/8W 5% 1206                         | R119                                 | AVX               | CR32-681J-T       |
| 126 | 10.0K 1/8W 1% 1206                       | R186                                 | DALE              | CRCW1206-1002FRT1 |
| 127 | 150 1/8W 1% 1206                         | R3                                   | PANASONIC         | ERJ-8ENF1500V     |


| Ref.# | Description                       | Reference Designator | Manufacturer           | Part Number      |
|-------|-----------------------------------|----------------------|------------------------|------------------|
| 128   | RED-SMT LED001<br>GULL-WING       | LED2-3               | PANASONIC              | LN1261C          |
| 129   | GREEN-SMT LED001<br>GULL-WING     | LED1                 | PANASONIC              | LN1361C          |
| 130   | 604 1/8W 1% 1206                  | R125-130             | DALE                   | CRCW12066040FRT1 |
| 131   | 1uF 25V 20% A<br>TANT -55+125     | CT25-28              | PANASONIC              | ECS-T1EY105R     |
| 132   | ADG774A QSOP16<br>Quickswitch-257 | U36-37               | ANALOG<br>DEVICES      | ADG774ABRQ       |
| 133   | IDC 2X1 IDC2X1 GOLD               | P1                   |                        |                  |
| 134   | IDC 7X2 IDC 7X2 HEADER            | P4                   | BERG                   | 54102-T08-07     |
| 135   | 2.5A RESETABLE FUS001             | F1                   | RAYCHEM CORP. SMD250-2 | SMD250-2         |








































В С D Α

All USB interface circuitry is considered propreitary andh has been omitted from this schematic

When designin your JTAG interface please refer to the Engineer to Engineer Note EE-68 which can be found at http://www.analog.com





|    |          |       |          |               | ANALOG DEVICES       | Nas  | Cotton Road<br>shua, NH 03063<br>: 1-800-ANALOGD |    |    |             |
|----|----------|-------|----------|---------------|----------------------|------|--|----|----|-------------|
|    | Appr     | ovals | Date     | Title<br>ADSF | P-BF561 EZ-KIT LITE: | DEBU | G AGENT - JTAG                                   |    |    |             |
| Dr | awn      | JSZ   | 10/10/03 |               | ı                    |      |  |    |    |             |
|    | necked   |       |          | Size<br>C     | Board No.            | A018 | 5-2003   |    |    | Rev<br>1.3A |
| En | gineerin | 9     |          | Date          | 12-11-2003_13:22     |      | Sheet  | 15 | of | 18          |

2

## I INDEX

| A  | C  |
|--|--|
| AD1836A, audio codec, 1-10, 2-3, 2-12      | clock  |
| address bus (A25-A2), 2-3                  | frequency, 1-8                               |
| ADSP-BF561 processor                       | PPI interfaces, 2-13                         |
| audio interface, see SPORT0                | select switch (SW5), 2-13                    |
| core voltage, 2-2                          | source setup, 2-13                           |
| External Bus Interface Unit (EBIU), 2-3    | codecs, see AD1836A, ADV7179, ADV7183A       |
| external memory, 1-6                       | connectors, 1-3, 2-17                        |
| IO voltage, 2-2                            | J1-3 (expansion interface), 2-9              |
| parallel peripheral interfaces (PPIs), 2-6 | J4-5 (audio), 2-18                           |
| peripheral ports, xii                      | J6 (video), 2-18                             |
| SDRAM memory map, 1-7                      | J7 (power), 2-18                             |
| see also input clock                       | J8 (USB), 2-19                               |
| ADV7179, video encoder, 1-11, 2-7, 2-10    | P4 (JTAG), 2-9, 2-20                         |
| ADV7183A, video decoder, 1-11, 2-8, 2-10   | P9 (SPORT0), 2-20                            |
| -AMS0, memory select pin, 1-7              | RS232 (P2), 2-20                             |
| ASYNC memory bank 0, 1-6                   | contents, EZ-KIT Lite package, 1-2           |
| audio                                      | control bus, 2-3                             |
| applications, xii                          | customer support, xiv                        |
| connectors (J4, J5), 2-18                  | cycle counters, 1-16                         |
| interface, see SPORT0                      |  |
| see AD1836A                                | D  |
|  | D15-8 pins                                   |
| В  | PPI0, 1-9                                    |
| background telemetry channel (BTC), 1-13   | PPI1, 1-9                                    |
| bill of materials, A-1                     | data bus, 2-3, 2-6                           |
| boot mode switch (SW3), 2-11               | default configuration, 1-3                   |
|  | DIP switches, 2-10                           |
|  | see also SW                                  |
|  | disabling breakpoints in shared memory, 1-16 |

## **INDEX**

| E  | J   |
|--|---|
| EBIU_SDBCTL register, 1-8, 1-9   | JTAG  |
| EBIU_SDGCTL register, 1-8, 1-9   | connector (P4), 2-20  |
| EBIU_SDRRC register, 1-8, 1-9  | emulation port, 2-9   |
| evaluation license restrictions, 1-6   | jumper settings, 1-3, 2-10  |
| example programs, 1-12   |   |
| expansion connectors (J3-1), 2-3 interface, 2-3, 2-8, 2-17 External Bus Interface Unit (EBIU), 2-3 external memory, 1-6, 2-9 EZ-KIT Lite board architecture, 2-2 features, x | L LEDs, 1-3, 1-9, 2-14 J7 (power), 2-15 LED12-5, 2-5, 2-16 LED20-13, 2-5, 2-16 LED2-3, 2-15 LED4, 1-5, 2-16 |
| F  | M   |
| features, EZ-KIT Lite board, x Field pin, 2-4 FIO0_FLAG_D register, 1-9 flag pins, see programmable flags (PFs) flash  | memory external memory map, 1-6 select pins, see -AMS0 &-SMS0 writes, 1-16                                  |
| memory, xi, 2-3<br>ports PB39-P32, 2-16<br>ports PB47-P40, 2-16  | N notation conventions, xxi   |
| flash programmer, 1-12   | O   |
| G<br>general purpose IO, 1-9   | -OE (ADV7183A video decoder) signal, 2-10 opcode scan method, 1-16  |
| graphical user interface (GUI), 1-13   | P   |
| H<br>Help, online, xix   | P3 (SPORT) connector, 2-3<br>package contents, 1-2<br>Parallel Peripheral Interfaces (PPIs), xii, 1-11,     |
| HSYNC signal, 2-6, 2-7  I  | 1-12, 2-6<br>clock select switch (SW5), 2-13<br>see also PPI0 and PPI1                                      |
| input clock, 2-2, 2-6, 2-7 IO voltage, 2-2   | PFs, see programmable flags   |

| power                               | push buttons, 1-9, 2-14                   |
|-------------------------------------|---|
| connector (J7), 2-18                | connecting to PF pins, 2-15               |
| specifications, 2-19                | see also SW                               |
| supply, 2-19                        |   |
| PPI0, 1-9, 1-11, 2-6, 2-8, 2-16     | R   |
| Clock, primary processor pin, 2-7   |   |
| primary processor pins 7-0, 2-6     | registering, this product, 1-3            |
| SYNC1, primary processor pin, 2-6   | reset                                     |
| SYNC2, primary processor pin, 2-7   | cycle counters, 1-16                      |
| PPI1, 1-9, 2-6                      | options, 1-14                             |
| Clock, primary processor pin, 2-7   | processor, 2-15                           |
| primary processor pins 7-0, 2-6     | push button (SW1), 2-14                   |
| SYNC1 signal, 2-7, 2-11             | RFS0, signal, 2-12                        |
| SYNC2 signal, 2-7, 2-11             | RSCLK0                                    |
| video output, 2-7                   | register, 1-10                            |
| primary processor pins (PPIs)       | signals, 2-12                             |
| PPI0 Clock, 2-7                     |   |
| PPI0 SYNC1, 2-6                     | S   |
| PPI0 SYNC2, 2-7                     | SDRAM, xi, 1-6, 1-7                       |
| PPI1 Clock, 2-7                     | default settings, 1-8                     |
| PPI1 SYNC1, 2-7                     | optimum settings, 1-9                     |
| PPI1 SYNC2, 2-7                     | SDRAM memory, 1-7                         |
| PPIs bits 7-0, 2-6                  | core MMRs, 1-7                            |
| processor SDRAM map, see ADSP-BF561 | data bank A SRAM, 1-7                     |
| processor                           | data bank B SRAM, 1-7                     |
| programmable flags (PFs), 2-4, 2-16 | instruction SRAM, 1-7                     |
| PF0-1, 1-12, 2-4                    | instruction SRAM/CACHE, 1-7               |
| PF12-PF9, 2-5                       | reserved, 1-7                             |
| PF13, 1-11, 2-5                     | scratch pad SRAM, 1-7                     |
| PF14, 1-11, 2-5                     | system MMRs, 1-7                          |
| PF15, 1-11, 2-5                     | serial                                    |
| PF16-19, 2-5                        | clock (SCL), 1-12                         |
| PF2, 1-12, 2-4, 2-10                | data (SDAT), 1-12                         |
| PF20-31, 2-5                        | Serial Peripheral Interconnect (SPI), 2-3 |
| PF3, 2-4                            | setting target options, 1-14              |
| PF39-32, 2-5                        | -SMS0, memory select pin, 1-7             |
| PF4, 1-10, 2-3, 2-4                 | SPI interface, 2-4                        |
| PF47-40, 2-5                        | SPORT0, xii, 1-10, 2-3, 2-12, 2-20        |
| PF5-8, 1-9, 2-4, 2-12, 2-15         | starting EZ-KIT Lite, 1-5                 |
| see also push buttons               | SW1, reset push button, 2-14              |

## **INDEX**

| SW10-11, test DIP switches, 2-13   | U  |
|--|--|
| SW2, video config switch, 1-11, 2-6, 2-7, 2-8, 2-10 SW3, boot mode switch, 2-10, 2-11 SW4, enable push button, 1-10, 2-12, 2-15 SW5, clock select switch, 2-6, 2-13 SW6-9, general input push buttons, 2-4, 2-12, 2-15 synchronization (SYNC1-2) signals, 2-6 system architecture, EZ-KIT Lite board, 2-2  | UART, xi, xii, 2-5, 2-8 USB cable, 1-3 connector (P7), 2-19, 2-20 interface, 2-9 interface chip (U34), 2-14, 2-15 monitor LED (LED4), 2-16 user LEDs LED12-5, 2-16 LED20-13, 2-16 see also LEDs  |
| T  |  |
| target options miscellaneous, 1-15 on emulator exit, 1-14 reset, 1-14 XML file, 1-15 Target Options dialog box, 1-14 test DIP switches (SW10, SW11), 2-13 TFS0, signal, 2-12 time-division multiplexed (TDM) mode, 1-10 Timer 0-6, 2-4 Timer 1, 2-4 Timer 10, 2-7 Timer 11, 2-7 Timer 2, 2-4 Timer 3, 2-4 Timer 4, 2-4 Timer 4, 2-4 Timer 5, 2-4 | V video, 1-11 blanking control, 2-7 configuration switch (SW2), 2-10 connecting to PPI, xii connector (J6), 2-18 encoder/decoder, xii input mode, 2-8 interface, 1-11 output mode, 2-7 VisualDSP++ documentation, xx online Help, xix session, 1-7 VSYNC signal, 2-7 |
| Timer 6, 2-4   | X  |
| Timer 8, 2-6 Timer 9, 2-7 TSCLK0 register, 1-10 signal, 2-12 two-wire interface (TWI) mode, 1-10, 2-12   | XML file version, 1-15 parser version, 1-15 register reset values, 1-16  |