Summary of Key Verilog Features (IEEE 1364) *

Module

Encapsulates functionality; may be nested to any depth

```
module module_name (list of ports):
        // Declarations
        Port modes: input, output, inout identifier;
        Nets (e.g., wire A[3:0];)
        Register variable (e.g., reg B[31:0];)
        Constants: (e.g., parameter size=8;)
        Named events
        Continuous assignments (e.g. assign sum = A + B;)
        Behaviors always (cyclic), initial (single-pass)
        specify ... endspecify
        function ... endfunction
        task ... endtask
        // Instantiations
        primitives
        modules
endmodule
```

Multi-Input Primitives

```
and (out, in1, in2, ..., inN);
nand (out, in1, in2, ..., inN);
or (out, in1, in2, ..., inN);
nor (out, in1, in2, ..., inN);
xor (out, in1, in2, ..., inN);
xnor (out, in1, in2, ..., inN);
```

Three-State Multioutput Primitives

```
      buf (out1, out2, ..., outN, in);
      // buffer

      not (out1, out2, ..., outN, in);
      // inverter
```

*Written by Zafar M. Takhirov and Schuyler Eldridge, ICSG@BU

Three-State Multioutput Primitives

```
bufif0 (out, in, control); bufif1 (out, in, control);
notif0 (out, in, control); notif1 (out, in, control);
```

Pullups and Pulldowns

```
pullup (out_y); pulldown (out_y);
```

Propagation Delays

```
Single delay:
Rise/fall:
And #3 G1 (y, a, b, c);
and #(3,6) G2 (y, a, b, c);
bufif0 #(3,6,5) (y, x_in, en);
bufif1 #(3:4:5, 4:5:6, 7:8:9)
(y, x_in, en);
```

Command line options for single delay value simulation: +maxdelays, +typdelays, +mindelays

Concurrent Behavioral Statements

May execute a level-sensitive assignment of value to a net (keyword: **assign**), or may execute the statements of a cyclic (keyword: **always**) or single-pass (keyword:**initial**) behavior. The statements execute sequentially, subject to level-sensitive or edge-sensitive event control expressions.

Syntax

```
assign net_name = [expression];
always begin [procedural statements] end
initial begin [precedural statements] end
```

 $\operatorname{Cyclic}(\mathbf{always})$ and single-pass (initial) behaviors may be level sensitive and/or edge sensitive

Edge sensitive

```
always @ (posedge clock)
q <= data;
```

Level sensitive

```
always @ (enable or data)
q <= data;
```

Data Types: Nets and Registers

Nets: Establish structural connectivity between instantiated primitives and/or modules; may be target of a continuous assignment; e.g., **wire, tri, wand, wor.** Value is determined during simulation by the driver of the net; e.g., a primitive or a continuous assignment.

Example:

```
wire Y = A + B;
```

Registers: Store information and retain value until reassigned.

Value is determined by an assignment made by a procedural statement.

Value is retained until a new assignment is made; e.g., reg, integer, real, real-time, time.

Example:

```
always @ (posege clock)
    if (reset) q_out <= 0;
    else q_out <= data_in;</pre>
```

Procedural Statements

Describe logic abstractly; statements execute sequentially to assign value to variables.

Assignments

Continuous: Continuously assigns the value of an expression to a net.

Procedural (Blocking): Uses the = operator; executes statements sequentially; a statement cannot execute until the preceding statement completes execution. Value is assigned immediately.

Procedural (Nonblocking): Uses the i=0 operator; executes statements concurrently, independent of the order in which they are listed. Values are assigned concurrently.

Procedural (Continuous):

assign ... deassign overrides procedural assignments to a net.

force ... release overrides all other assignments to a net or a register

Operators

```
\{\bar{\}} \{\{\}\}
           concatenation
                                              bitwise or
           arithmetic
                                              bitwise exclusive-or
                                 ^{\sim} or \sim
%
           modulus
                                              bitwise equivalence
>><<
          relational
                                 &
                                              reduction and
                                 &
           logical negation
                                              reduction nand
&&
           logical and
                                              reduction or
           logical or
                                              reduction nor
==
           logical equality
                                              reduction exclusive-or
!=
           logical inequality
                                 \hat{a} \sim \text{ or } \sim \hat{a}
                                              reduction exclusive-nor
           case equality
                                              left shift
===
                                              right shift
           case inequality
                                 \gg
           bitwise negation
                                              conditional
&
           bitwise and
                                or
                                              event or
```

Specify Block

Example: Module Path Delays

Example: Timing Checks

```
specify
    specparam t_setup = 3:4:5, t_hold = 4:5:6;
    $setup (data, posedge clock, t_setup);
    $hold (posedge clock, data, t_hold);
endspecify
```

Memory

Declares an array of words.

Example: Memory declaration and readout

Concurrency and Race Conditions

Indeterminate outcomes result from race conditions when multiple behaviors use the procedural assignment operator (=) to reference (read) and assign value to teh same variable at the same time.

Example (with race):

```
always @ (posedge clock) a = b;
always @ (posedge clock) b = a;
```

Use nonblocking assignment operator (<=) to eliminate race conditions; assignments are independent of the order of the behaviors and the order of the statements.

Example:

```
always @ (posedge clock) a <= b;
always @ (posedge clock) b <= a;
```

Use the procedural assignment operator (=) in level-sensitive behaviors and the nonblocking assignment operator (<=) in edge-sensitive behaviors to avoid race conditions in sequential machines.

Example (without race):

```
always @ (posedge clock)
state <= next_state;
always @ (state or inputs)
case(state)
state_0: begin next_state = state_5; ...
```

end

endcase

Functions

May invoke another function; may not invoke a task. Executes with zero delay time.

May not contain delay control (#), event control (@), or wait.

Must have at least one input argument.

May not have **output** or **input** arguments.

Function name serves as a placeholder for a single returned value.

Example:

```
value = adder(a,b);
...
function [4:0] adder;
    input [3:0] a,b;
    adder = a + b;
endfunction
```

Tasks

May invoke other tasks and other functions.

May contain delay control(#), event control (@), and wait.

May have zero or more arguments having mode input, output, inout.

Passes values by its arguments.

Example:

```
adder (sum, a, b);
...

task adder;
output [4:0] sum;
input [3:0] a, b;
sum = a + b;
endtask
```

Selected Compiler Directives

```
'define width = 16;
'include .../project_header.v
'timescale = 100ns/1ns // time_units / precision
'ifdef ... 'else ... 'endif
```

Example:

```
module or_model (v, a, b):
        output v:
        input a, b;
        'ifdef cont_assign
                // uses continuous assignment
                assign y = a \mid b;
        'else
                or G1 (y, a, b); // uses primitive
        'endif
endmodule
```

Simulation Output

```
$display ("string_of_info_%d", variable);
integer K;
initial K = $fopen ("output_file");
always @ (event_control expression) // dump data
begin
        $fdisplay (K, "%h"', data[7:0]);
        $fclose ("output_file"):
        $monitor ($time, "out_1=%b,out_2=%b",out_1,out_2);
        $monitor (K, "some_value=%h", address[15:0]);
        $monitoron:
        $monitoroff;
end
```

Simulation Data Control

```
initial begin
        // dump simulation data into my_data.dump:
        $dumpfile("my_data.dump");
       // dump all signals:
        $dumpvars:
        // dump variables in module top:
        $dumpvars(1,top);
        // dump variables 2 levels below top.mod1:
        $dumpvars (2, top. mod1);
       // stop dump after 1000 time units:
        #1000 $dumpoff;
       // start/restart dump after 500 time units:
        #500 $dumpon;
        // suspend simulation:
        $stop;
```

```
// terminate simulation after 1000 time units:
        #1000 $finish;
end
```

Parameter Redefinition

In-line (instance-based)

```
module Something():
        parameter size = 4;
        parameter width = 8;
endmodule
Something \#(8,32) M1();
```

Indirect (hierarchical dereferencing):

```
module Annotate();
        defparam . Something . width = 16;
endmodule
```

Constructs to Avoid in Synthesis

- time, real, realtime variables
- named event
- triand, trior, tri0, tri1 nets
- vector ranges for integers
- single-pass (initial) behavior
- assign ... deassign procedural continuous assignment
- force ... release procedural continuous assignment
- fork ... join block (parallel activity flow)
- defparam parameter substitution
- Operators: Modulus(%) and Division(/), except for division by 2
- ===, !===
- Primitives: pullup, pulldown, tranif0, tranif1, rtran, rtranif0, rtranif1
- Hierarchical pathnames
- Compiler directives

This material is used while creating the current document:

- 1. IEEE 1364 Verilog-2001 Standard description.
- 2. "Advanced Digital Design with the Verilog HDL" by Michael D. Ciletti